<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" href="style/detail_T.xsl"?>
<bibitem type="C">   <ARLID>0408681</ARLID> <utime>20240103182021.6</utime><mtime>20060210235959.9</mtime>    <ISBN>0-7803-0996-0</ISBN>         <title language="eng" primary="1">The Cell Level Description of Systolic Block Regularised QR Filter</title>  <publisher> <place>New York</place> <name>IEEE</name> <pub_time>1993</pub_time> </publisher>   <serial><title>VLSI Signal Processing</title><part_num/><part_title/><page_num>298-306</page_num><editor><name1>Eggermont</name1><name2>L. D. J.</name2></editor><editor><name1>Dewilde</name1><name2>P.</name2></editor></serial>   <author primary="1"> <ARLID>cav_un_auth*0101120</ARLID> <name1>Kadlec</name1> <name2>Jiří</name2> <institution>UTIA-B</institution> <full_dept>Department of Signal Processing</full_dept>  <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author>        <cas_special> <project> <project_id>102/93/0897</project_id> <agency>GA ČR</agency> <ARLID>cav_un_auth*0211931</ARLID> </project> <action target=""> <ARLID>cav_un_auth*0211937</ARLID> <name>VLSI Signal Processing</name> <place>Veldhoven</place> <country>NL</country> <dates>20.10.1993-22.10.1993</dates> </action>      <department>AS</department>    <permalink>http://hdl.handle.net/11104/0128783</permalink>   <ID_orig>UTIA-B 930139</ID_orig>     <arlyear>1993</arlyear>       <unknown tag="mrcbU10"> 1993 </unknown> <unknown tag="mrcbU10"> New York IEEE </unknown> <unknown tag="mrcbU12"> 0-7803-0996-0 </unknown> <unknown tag="mrcbU63"> VLSI Signal Processing 298 306 </unknown> <unknown tag="mrcbU67"> Eggermont L. D. J. 340 </unknown> <unknown tag="mrcbU67"> Dewilde P. 340 </unknown> </cas_special> </bibitem>