<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" href="style/detail_T.xsl"?>
<bibitem type="L">   <ARLID>0436245</ARLID> <utime>20240103205204.3</utime><mtime>20150107235959.9</mtime>         <title language="eng" primary="1">Interfacing e.MMC 32 GB Memory MTFC32GJWDQ-4M with Xilinx ZC702 FPGA Board</title>  <publisher> <pub_time>2014</pub_time> </publisher>    <keyword>flash memory</keyword>   <keyword>booting of processor</keyword>   <keyword>e.MMC memory controller</keyword>    <author primary="1"> <ARLID>cav_un_auth*0225749</ARLID> <name1>Kohout</name1> <name2>Lukáš</name2> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept language="eng">Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department language="eng">ZS</department> <institution>UTIA-B</institution> <full_dept>Department of Signal Processing</full_dept>  <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author> <author primary="0"> <ARLID>cav_un_auth*0101160</ARLID> <name1>Matulík</name1> <name2>Radim</name2> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept>Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department>ZS</department> <institution>UTIA-B</institution> <full_dept>Department of Signal Processing</full_dept>  <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author>   <source> <url>http://sp.utia.cz/index.php?ids=results&amp;id=zc702-sdio-emmc</url> </source>        <cas_special> <project> <project_id>7H12004</project_id> <agency>GA MŠk</agency> <country>CZ</country> <ARLID>cav_un_auth*0290082</ARLID> </project>  <abstract language="eng" primary="1">This application note describes an interfacing e.MMC32 GB non-volatile memory MTFC32GJWDQ-4M with Xilinx ZC702 FPGA board. The dual core ARM Cortex A9 inside of the ZYNQ part includes 2 SD/e·MC interface cores (SDIO). First core is used for SD card to download bitstream into the FPGA and initiate boot sequence. The second core is not used by default configuration, hence its interface can be used to connect external e.MMC memory.</abstract>     <reportyear>2015</reportyear>  <RIV>JC</RIV>       <permalink>http://hdl.handle.net/11104/0242022</permalink>   <confidential>S</confidential>        <arlyear>2014</arlyear>       <unknown tag="mrcbU10"> 2014 </unknown> </cas_special> </bibitem>