<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" href="style/detail_T.xsl"?>
<bibitem type="L">   <ARLID>0461722</ARLID> <utime>20240103212506.0</utime><mtime>20160816235959.9</mtime>         <title language="eng" primary="1">SDSoC 2015.4 Standalone BSP with Full HD HDMI In-Out SW and HW Demos for Zynq System-on-Module TE0720-03-2IF and TE0701-05 Carrier Board</title>  <publisher> <pub_time>2016</pub_time> </publisher>    <keyword>HW accelerators</keyword>   <keyword>video processing</keyword>   <keyword>Zynq System-on-Module</keyword>   <keyword>board support package</keyword>    <author primary="1"> <ARLID>cav_un_auth*0101120</ARLID> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept language="eng">Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department language="eng">ZS</department> <full_dept>Department of Signal Processing</full_dept>  <name1>Kadlec</name1> <name2>Jiří</name2> <institution>UTIA-B</institution> <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author> <author primary="0"> <ARLID>cav_un_auth*0101179</ARLID> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept>Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department>ZS</department> <full_dept>Department of Signal Processing</full_dept>  <name1>Pohl</name1> <name2>Zdeněk</name2> <institution>UTIA-B</institution> <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author> <author primary="0"> <ARLID>cav_un_auth*0225749</ARLID> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept>Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department>ZS</department> <full_dept>Department of Signal Processing</full_dept>  <name1>Kohout</name1> <name2>Lukáš</name2> <institution>UTIA-B</institution> <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author>   <source>  <url>http://sp.utia.cz/index.php?ids=results&amp;id=t20i2h2</url> </source>        <cas_special> <project> <ARLID>cav_un_auth*0306850</ARLID> <project_id>7H14004</project_id> <agency>GA MŠk</agency> </project>  <abstract language="eng" primary="1">This application note describes installation and use of a stand-alone board support package (BSP) for the Xilinx SDSoC 2015.4 for the Trenz TE0701-05 platform with industrial grade Zynq XC7Z020-2CLG484I device on System on Module TE0720-03-2IF. This stand-alone BSP also includes SW demos with 3 edge detection and 2 motion detection video processing designs. The edge detection demos support use of user defined ARM C code which is executing in parallel with the generated HW video processing paths. The motion detection demos support the pipelines of HW accelerators.</abstract>     <RIV>JC</RIV>    <reportyear>2017</reportyear>       <num_of_auth>3</num_of_auth>   <permalink>http://hdl.handle.net/11104/0261346</permalink>   <confidential>S</confidential>        <arlyear>2016</arlyear>       <unknown tag="mrcbU10"> 2016 </unknown> </cas_special> </bibitem>