<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" href="style/detail_T.xsl"?>
<bibitem type="L">   <ARLID>0466336</ARLID> <utime>20240103213042.1</utime><mtime>20161205235959.9</mtime>         <title language="eng" primary="1">APCP Image Processing Demos</title>  <publisher> <pub_time>2016</pub_time> </publisher>    <keyword>motion detection</keyword>   <keyword>background subtraction</keyword>   <keyword>obejct detection</keyword>   <keyword>python1300 camera</keyword>   <keyword>Zynq FPGA</keyword>   <keyword>Trenz</keyword>    <author primary="1"> <ARLID>cav_un_auth*0101179</ARLID> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept language="eng">Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department language="eng">ZS</department> <full_dept>Department of Signal Processing</full_dept>  <share>100</share> <name1>Pohl</name1> <name2>Zdeněk</name2> <institution>UTIA-B</institution> <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author>   <source>  <url>http://sp.utia.cz/index.php?ids=results&amp;id=imgproc</url> </source>        <cas_special> <project> <ARLID>cav_un_auth*0306850</ARLID> <project_id>7H14004</project_id> <agency>GA MŠk</agency> </project>  <abstract language="eng" primary="1">Three demo applications implemented for ALMARVI Python Camera Platform. Each demo shows one example of hardware accelerated video processing algorithm. As the first algorithm was chosen simple motion detection algorithm which uses Sobel filter on two consecutive frames of video and compares detected edges. The second algorithm is a background subtraction based on Gaussian Mixture-based background/Fore-ground Segmentation Algorithm. Its source is available in OpenCV library. It was simplified and modified to be synthesizable by Vivado HLS. The last one is the algorithm for object detection. We have used Cascade Classifier algorithm which is available in sources in  OpenCV 2.4 library. The sources were also modified to be synthesizable by Vivado HLS. Only the detection process was hardware accelerated in FPGA.</abstract>     <RIV>IN</RIV>    <reportyear>2017</reportyear>       <num_of_auth>1</num_of_auth>   <permalink>http://hdl.handle.net/11104/0265784</permalink>  <unknown tag="mrcbC62"> 1 </unknown>  <confidential>S</confidential>        <arlyear>2016</arlyear>       <unknown tag="mrcbU10"> 2016 </unknown> </cas_special> </bibitem>