<?xml version="1.0" encoding="utf-8"?>
<?xml-stylesheet type="text/xsl" href="style/detail_T.xsl"?>
<bibitem type="L">   <ARLID>0509797</ARLID> <utime>20240103222735.8</utime><mtime>20191022235959.9</mtime>         <title language="eng" primary="1">UTIA evBoard v1.0 Beamforming Demo</title>  <publisher> <pub_time>2019</pub_time> </publisher>    <keyword>ultrasound</keyword>   <keyword>linear microphone array</keyword>   <keyword>beamforming</keyword>    <author primary="1"> <ARLID>cav_un_auth*0101179</ARLID> <full_dept>Department of Signal Processing</full_dept>  <share>50</share> <name1>Pohl</name1> <name2>Zdeněk</name2> <institution>UTIA-B</institution> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept language="eng">Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department language="eng">SP</department> <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author> <author primary="0"> <ARLID>cav_un_auth*0225749</ARLID> <full_dept>Department of Signal Processing</full_dept>  <share>50</share> <name1>Kohout</name1> <name2>Lukáš</name2> <institution>UTIA-B</institution> <full_dept language="cz">Zpracování signálů</full_dept> <full_dept>Department of Signal Processing</full_dept> <department language="cz">ZS</department> <department>ZS</department> <fullinstit>Ústav teorie informace a automatizace AV ČR, v. v. i.</fullinstit> </author>   <source>  <url>http://sp.utia.cz/index.php?ids=results&amp;id=evBoard_v10</url> </source>         <cas_special> <project> <ARLID>cav_un_auth*0351997</ARLID> <project_id>8A17006</project_id> <agency>GA MŠk</agency> <country>CZ</country> </project>  <abstract language="eng" primary="1">This  document  provides  documentation  to hardware  evaluation  board  developed  in  UTIA (UTIA   evBoardv1.0),   hardware   interfaces   in   FPGA   and   accelerated   DSP   chain   for implementation of beamforming application. To view measured data, the PC application was also developed  and  its  operation  is  described  in  this  document.  The  hardware  platform consists of three basic components: TE0720 FPGA SoM module, TE0706 carrier board and UTIA evBoardv1.0</abstract>     <RIV>IN</RIV> <FORD0>20000</FORD0> <FORD1>20200</FORD1> <FORD2>20202</FORD2>    <reportyear>2020</reportyear>       <num_of_auth>2</num_of_auth>   <permalink>http://hdl.handle.net/11104/0300872</permalink>   <confidential>S</confidential>        <arlyear>2019</arlyear>       <unknown tag="mrcbU10"> 2019 </unknown> </cas_special> </bibitem>