| bibtype |
C -
Conference Paper (international conference)
|
| ARLID |
0391639 |
| utime |
20240103202451.8 |
| mtime |
20130412235959.9 |
| WOS |
000325168900044 |
| DOI |
10.1109/DDECS.2013.6549818 |
| title
(primary) (eng) |
Composing Data-driven Circuits Using Handshake in the Clock-Synchronous Domain |
| specification |
| page_count |
4 s. |
| media_type |
P |
|
| serial |
| ARLID |
cav_un_epca*0391638 |
| ISBN |
978-1-4673-6133-0 |
| title
|
Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) |
| page_num |
211-214 |
| publisher |
| place |
Brno |
| name |
IEEE |
| year |
2013 |
|
|
| keyword |
clock-synchronous hardware |
| keyword |
field programmable gate arrays |
| keyword |
Flow-Transfer Level |
| author
(primary) |
| ARLID |
cav_un_auth*0261496 |
| name1 |
Sýkora |
| name2 |
Jaroslav |
| full_dept (cz) |
Zpracování signálů |
| full_dept (eng) |
Department of Signal Processing |
| department (cz) |
ZS |
| department (eng) |
ZS |
| institution |
UTIA-B |
| garant |
G |
| fullinstit |
Ústav teorie informace a automatizace AV ČR, v. v. i. |
|
| source |
|
| cas_special |
| abstract
(eng) |
We present a technique for modelling and synthesis of fine-grained data-driven circuits in the clock-synchronous hardware, such as the field programmable gate arrays (FPGA), called the Flow-Transfer Level (FTL). The distinguishing property of the FTL technique is that it does not rely on FIFO queues to handle flow synchronization between the components (called operators). The communication channels, called pipes, employ conceptually a two-state handshake protocol. The handshake behaviour of each operator is defined logically using dependency subgraphs that are symmetrical for producers and consumers. The original data-flow netlist of operators is transformed into a global control dependency graph. Cycles in dependency graphs are allowed as long as they do not constitute real data dependencies but only dependencies in promises of handshake completions. A method is given that recursively eliminates these cycles. |
| action |
| ARLID |
cav_un_auth*0290570 |
| name |
2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) |
| place |
Karlovy Vary |
| dates |
08.04.2013-10.04.2013 |
| country |
CZ |
|
| reportyear |
2014 |
| RIV |
JC |
| num_of_auth |
1 |
| presentation_type |
PO |
| inst_support |
RVO:67985556 |
| permalink |
http://hdl.handle.net/11104/0220654 |
| arlyear |
2013 |
| mrcbU34 |
000325168900044 WOS |
| mrcbU63 |
cav_un_epca*0391638 Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) 978-1-4673-6133-0 211 214 Brno IEEE 2013 |
|