| bibtype |
M -
Monography Chapter
|
| ARLID |
0429947 |
| utime |
20240103204435.6 |
| mtime |
20140819235959.9 |
| DOI |
10.1007/978-1-4614-8800-2 |
| title
(primary) (eng) |
The Architecture and the Technology Characterization of an FPGA-Based Customizable Application-Specific Vector Coprocessor (ASVP) |
| specification |
| page_count |
33 s. |
| media_type |
P |
| book_pages |
175 |
|
| serial |
| ARLID |
cav_un_epca*0430588 |
| ISBN |
978-1-4614-8799-9 |
| title
|
Smart Multicore Embedded Systems |
| page_num |
45-77 |
| publisher |
| place |
New York |
| name |
Springer |
| year |
2014 |
|
| editor |
|
| editor |
|
| editor |
|
| editor |
|
|
| keyword |
custom accelerators |
| keyword |
vector processing |
| keyword |
FPGA |
| keyword |
DSP |
| author
(primary) |
| ARLID |
cav_un_auth*0202591 |
| name1 |
Bartosinski |
| name2 |
Roman |
| full_dept (cz) |
Zpracování signálů |
| full_dept (eng) |
Department of Signal Processing |
| department (cz) |
ZS |
| department (eng) |
ZS |
| institution |
UTIA-B |
| fullinstit |
Ústav teorie informace a automatizace AV ČR, v. v. i. |
|
| author
|
| ARLID |
cav_un_auth*0101077 |
| name1 |
Daněk |
| name2 |
Martin |
| full_dept (cz) |
Zpracování signálů |
| full_dept |
Department of Signal Processing |
| department (cz) |
ZS |
| department |
ZS |
| institution |
UTIA-B |
| fullinstit |
Ústav teorie informace a automatizace AV ČR, v. v. i. |
|
| author
|
| ARLID |
cav_un_auth*0202863 |
| name1 |
Kafka |
| name2 |
Leoš |
| full_dept (cz) |
Zpracování signálů |
| full_dept |
Department of Signal Processing |
| department (cz) |
ZS |
| department |
ZS |
| institution |
UTIA-B |
| fullinstit |
Ústav teorie informace a automatizace AV ČR, v. v. i. |
|
| author
|
| ARLID |
cav_un_auth*0225749 |
| name1 |
Kohout |
| name2 |
Lukáš |
| full_dept (cz) |
Zpracování signálů |
| full_dept |
Department of Signal Processing |
| department (cz) |
ZS |
| department |
ZS |
| institution |
UTIA-B |
| full_dept |
Department of Signal Processing |
| fullinstit |
Ústav teorie informace a automatizace AV ČR, v. v. i. |
|
| author
|
| ARLID |
cav_un_auth*0261496 |
| name1 |
Sýkora |
| name2 |
Jaroslav |
| full_dept (cz) |
Zpracování signálů |
| full_dept |
Department of Signal Processing |
| department (cz) |
ZS |
| department |
ZS |
| institution |
UTIA-B |
| fullinstit |
Ústav teorie informace a automatizace AV ČR, v. v. i. |
|
| source |
|
| cas_special |
| project |
| project_id |
7H10001 |
| agency |
GA MŠk |
| country |
CZ |
| ARLID |
cav_un_auth*0272880 |
|
| abstract
(eng) |
The job of a computer architect is to build a bridge between what can be effectively built and what can be programmed effectively so that in the end application performance is optimized [1]. Indeed, in the last decade we have seen a wide deployment of parallel architectures in the form of chip-level scalar general-purpose multiprocessors (CMP) and streaming processors (GPU), but this was not met with a generally accepted solution to the problem of programming these systems in some unified manner. Examples of the programming interfaces include OpenMP, MPI (for CMPs), and OpenCL, CUDA (for GPUs). Thus we see that a compute architecture has to be designed in such a way to allow an efficient programming and applications development. |
| reportyear |
2015 |
| RIV |
JC |
| num_of_auth |
5 |
| mrcbC52 |
4 A 4a 20231122140331.3 |
| permalink |
http://hdl.handle.net/11104/0235497 |
| confidential |
S |
| arlyear |
2014 |
| mrcbTft |
\nSoubory v repozitáři: bartosinski-0429947.pdf |
| mrcbU63 |
cav_un_epca*0430588 Smart Multicore Embedded Systems 978-1-4614-8799-9 45 77 New York Springer 2014 |
| mrcbU67 |
Massimo T. 340 |
| mrcbU67 |
Bertels K. 340 |
| mrcbU67 |
Karlsson S. 340 |
| mrcbU67 |
Pacull F. 340 |
|