ZS - all HTML list, UTF-8
Monography
[1] Plíhal Jiří, Nedoma P., Herda Z., Aksjonov A.:
Vehicle systems from an Artificial Intelligence perspective: Testing & Use Cases,
ELIVA PRESS,
(Chișinău 2022)
[2] Nagy Ivan, Suzdaleva Evgenia:
Algorithms and Programs of Dynamic Mixture Estimation. Unified Approach to Different Types of Components,
Springer,
(Cham 2017)
[3] Daněk Martin, Kafka Leoš, Kohout Lukáš, Sýkora Jaroslav, Bartosinski Roman:
UTLEON3: Exploring Fine-Grain Multi-Threading in FPGAs,
Springer,
(New York 2013)
[4] Dulík T., Křivka Z., Kadlec Jiří, Bližňák M., Budíková V., Jirák O., Olšarová N., Trbušek J., Vašíček Z.:
Virtuální laboratoř pro vývoj aplikací s mikroprocesory a FPGA,
CERM,
(Brno 2011)
[5] Heřmánek Antonín:
Next generation equalisation algorithms,
LAP LAMBERT Academic Publishing GmbH & Co,
(Saarbrücken 2010)
[6] Hillerová E., Kadlec Jiří:
Czech Republic, Information Society Technology,
ÚTIA AV ČR,
(Praha 1999)
Monography Chapter
[1] Uglickich Evženie, Nagy Ivan:
Prediction of overdispersed count data using real-time cluster-based discretization of explanatory variables
,
Informatics in Control, Automation and Robotics. ICINCO 2021 : Revised Selected Papers, p. 163-184
, Eds: Gusikhin O., Madani K., Nijmeijer H.,
ICINCO 2021 : International Conference on Informatics in Control, Automation and Robotics /18./,
(online, CH, 20210706)
[2] Suzdaleva Evženie, Nagy Ivan:
Practical Initialization of Recursive Mixture-Based Clustering for Non-negative Data
,
Informatics in Control, Automation and Robotics. ICINCO 2017., p. 679-698
, Eds: Gusikhin O., Madani K.
[3] Suzdaleva Evgenia, Nagy Ivan:
Mixture Initialization Based on Prior Data Visual Analysis
,
Intuitionistic Fuzziness and Other Intelligent Theories and Their Applications, p. 29-49
, Eds: Hadjiski M., Atanassov K.
[4] Nagy Ivan, Suzdaleva Evgenia:
Clustering Non-Gaussian Data Using Mixture Estimation with Uniform Components
,
Practical Issues of Intelligent Innovations. Studies in Systems, Decision and Control, p. 313-330
, Eds: Sgurev V., Jotsov V., Kacprzyk J.
[5] Herda Z., Nedoma P., Plíhal Jiří:
The Design of Vehicle Speed Profile for Semi-autonomous Driving
,
Comprehensive Energy Management - Eco Routing & Velocity Profiles, p. 39-59
, Eds: Watzenig D., Brandstätter B.
[6] Grubmüller S., Plíhal Jiří, Nedoma P.:
Automated Driving from the View of Technical Standards
,
Automated driving, p. 29-40
, Eds: Plíhal Jiří, Nedoma Pavel, Grubmueller Stephanie
[7] Šucha M., Vlčková I., Černochová D., Zámečník P., Rehnová V., Plíhal Jiří:
Terminologický a výkladový slovník dopravní psychologie, česko-slovensko-anglicko-německý
,
Terminologický a výkladový slovník dopravní psychologie, česko-slovensko-anglicko-německý, p. 340-352
, Eds: Matúš Šucha, Vlčková Ivana, Černochová Dana, Zámečník Petr, Rehonová Vlasta
[8] Honzík Petr, Bartosinski Roman, Daněk Martin, Kafka Leoš, Kohout Lukáš, Sýkora Jaroslav:
Video Processing: Foreground Recognition in the ASVP Platform
,
Smart Multicore Embedded Systems, p. 159-175
, Eds: Massimo T., Bertels K., Karlsson S., Pacull F.
[9] Bartosinski Roman, Daněk Martin, Kafka Leoš, Kohout Lukáš, Sýkora Jaroslav:
The Architecture and the Technology Characterization of an FPGA-Based Customizable Application-Specific Vector Coprocessor (ASVP)
,
Smart Multicore Embedded Systems, p. 45-77
, Eds: Massimo T., Bertels K., Karlsson S., Pacull F.
[10] Gamrat Ch., Philippe J. M., Jesshope Ch., Shafarenko A., Bisdounis L., Bondi U., Ferrante A., Cabestany J., Hübner M., Pärsinnen J., Kadlec Jiří, Daněk Martin, Tain B., Eisenbach S., Auguin M., Diguet J. P., Lenormand E., Roux J. L.:
AETHER: Self-Adaptive Networked Entities: Autonomous Computing Elements for Future Pervasive Applications and Technologies
,
Reconfigurable Computing. From FPGAs to Hardware/Software Codesign, p. 149-184
, Eds: Cardoso Joao, Hübner Michael
Journal Article
[1] Uglickich Evženie, Nagy Ivan:
3D Local Crime Type Models Based on Crime Hotspot Detection
,
Neural Network World vol.34, 2 (2024), p. 89-110
[2] Uglickich Evženie, Nagy Ivan:
Using Poisson proximity-based weights for traffic flow state prediction
,
Neural Network World vol.33, 4 (2023), p. 291-315
[3] Likhonina Raissa, Uglickich Evženie:
Hand detection application based on QRD RLS Lattice algorithm and its implementation on Xilinx Zynq Ultrascale+
,
Neural Network World vol.32, 2 (2022), p. 73-92
[4] Jozová Šárka, Uglickich Evženie, Nagy Ivan, Likhonina Raissa:
Modeling of discrete questionnaire data with dimension reduction
,
Neural Network World vol.32, 1 (2022), p. 15-41
[5] Plíhal Jiří, Nedoma P., Šesták V., Herda Z., Aksjonov A.:
Transport Automation in Urban Mobility: A Case Study of an Autonomous Parking System
,
MDPI vehicles vol.4, 2 (2022), p. 326-343
[6] Sau C., Rinaldi C., Pomante L., Palumbo F., Valente G., Fanni T., Martinez M., van der Linden F., Basten T., Geilen M., Peeren G., Kadlec Jiří, Pekka J., Bulej L., Barranco F., Saarinen J., Säntti T., Zedda M. K., Sanchez V., Nikkhah S. T., Goswami D., Amat G., Maršík L., van Helvoort M., Medina L., Al-Ars Z., de Beer A.:
Design and management of image processing pipelines within CPS: Acquired experience towards the end of the FitOptiVis ECSEL Project
,
Microprocessors and Microsystems vol.87,
[7] Uglickich Evženie, Nagy Ivan, Vlčková D.:
Comparing clusterings using combination of the kappa statistic and entropy-based measure
,
Metron vol.77, 3 (2019), p. 253-270
[8] Suzdaleva Evženie, Nagy Ivan:
Two-layer pointer model of driving style depending on the driving environment
,
Transportation Research. Part B: Methodological vol.128, 1 (2019), p. 254-270
[9] Hoozemans J., Van Straten J., Viitanen T., Tervo A., Kadlec Jiří, Al-Ars Z.:
ALMARVI Execution Platform: Heterogeneous Video Processing SoC Platform on FPGA
,
Journal of Signal Processing Systems for Signal Image and Video Technology vol.91, 1 (2019), p. 61-73
[10] Suzdaleva Evgenia, Nagy Ivan:
An online estimation of driving style using data-dependent pointer model
,
Transportation Research. Part C: Emerging Technologies vol.86, 1 (2018), p. 23-36
[11] Plíhal Jiří, Šucha M.:
SYSTÉMY ASISTOVANÉHO PARKOVÁNÍ
,
Partner´s Contacts vol.12, 1 (2017), p. 147-154
[12] Plíhal Jiří, Šucha M.:
KOOPERATIVNÍ ADAPTIVNÍ SYSTÉMY PRO UDRŽOVÁNÍ RYCHLOSTI JÍZDY VOZIDLA
,
Partner´s Contacts, 3 (2016), p. 156-163
[13] Coufalová V., Zsapková Haringová D., Kadlec Jiří:
Účast České republiky ve společných technologických iniciativách ARTEMIS, ENIAC a ECSEL
,
Echo vol.2016, p. 12-14
[14] Nagy Ivan, Suzdaleva Evgenia:
On-line mixture-based alternative to logistic regression
,
Neural Network World vol.26, 5 (2016), p. 417-437
[15] Plíhal Jiří, Nedoma P.:
POLO-AUTONOMNÍ A AUTONOMNÍ VOZIDLOVÉ SYSTÉMY Z POHLEDU TECHNICKÝCH NOREM
,
Silniční obzor vol.2016, 6 (2016), p. 161-164
[16] Plíhal Jiří, Šucha M.:
INTELIGENTNÍ VOZIDLOVÉ SYSTÉMY – SYSTÉMY PRO
,
Partner´s Contacts, 3 (2015), p. 118-125
[17] Kadlec Jiří, Sebroňová E.:
Účast ČR v projektech programu ICT HORIZONT 2020 v porovnání se zeměmi EU-13
,
Echo vol.2015, p. 11-15
[18] Plíhal Jiří, Šucha M.:
Varovné systémy řidiče
,
Dopravní inženýrství vol.2014, 1 (2014), p. 29-32
[19] Kadlec Jiří, Sebroňová E.:
Zhodnocení účasti ČR v projektech priority ICT 7. RP v porovnání se zeměmi EU-12
,
Echo, 3 (2014), p. 9-12
[20] Matulík Radim:
Používání čidel pohybu k automatickému zapínání osvětlení
,
Elektro vol.23, 11 (2013), p. 30-31
[21] Kadlec Jiří, Nedvědová K.:
Artemis JU and Eniac JU Projects with Czech Participation
,
Automa, p. 6-9
[22] Kadlec Jiří:
Czech Companies Involved in the ARTEMIS Programme
,
Automa, p. 4-5
[23] Kadlec Jiří:
Elektronika pro zvýšení bezpečnosti malých městských automobilů
,
Elektro vol.2013, p. 21-21
[24] Kadlec Jiří:
Elektronika pro zvýšení bezpečnosti malých městských automobilů
,
Automa vol.19, 2 (2013), p. 54-55
[25] Daněk Martin, Kafka Leoš, Kohout Lukáš, Sýkora Jaroslav:
Hardware Support for Fine-Grain Multi-Threading in LEON3
,
Carpathian Journal of Electronic and Computer Engineering vol.4, 1 (2011), p. 27-34
[26] Kadlec Jiří, Bystřická J.:
Výsledky třetí výzvy programu společných technologických iniciativ ARTEMIS JU a ENIAC JU
,
Echo vol.2011, 2 (2011), p. 18-19
[27] Kadlec Jiří:
Účast ČR v programu informačních a komunikačních technologií (ICT) v 7. RP
,
Echo, p. 6-8, 15
[28] Tichý Milan, Schier Jan, Gregg D.:
GSFAP Adaptive Filtering Using Log Arithmetic for Resource-Constrained Embedded Systems
,
ACM Transactions on Embedded Computing Systems vol.9, 3 (2010), p. 1-31
[29] Matoušek Rudolf, Daněk Martin, Pohl Zdeněk, Bartosinski Roman, Honzík Petr:
Reconfigurable System-on-a-Chip
,
Syndicated vol.5, 2 (2005), p. 1-3
[30] Kadlec Jiří, Albrecht V.:
Význam účasti v projektech EU
,
Echo vol.2, 2 (2005), p. 11-13
[31] Honzík Petr:
Programování AVR v aplikaci
,
Praktická elektronika A Radio vol.10, 4 (2005), p. 20
[32] Daněk Martin, Honzík Petr, Kadlec Jiří, Matoušek Rudolf, Pohl Zdeněk:
Reconfigurable system on programmable chip platform
,
ATMEL Applications Journal, p. 9-12
[33] Kadlec Jiří:
IDEALIST: Jak najít partnery pro projekty IST
,
Echo, p. 13
[34] Mazanec Tomáš, Brothánek M.:
FPGA implementace LMS a N-LMS algoritmu pro potlačení akustického echa
,
Akustické listy vol.10, 4 (2004), p. 9-13
[35] Kadlec Jiří, Matoušek Rudolf, Heřmánek Antonín, Líčko Miroslav, Tichý Milan:
Lattice for FPGAs using logarithmic arithmetic
,
Electronic Engineering vol.74, 906 (2002), p. 53-56
[36] Hlavička J., Kadlec Jiří:
Vstup do evropské informační společnosti - program IST
,
Automa vol.6, 7 (2000), p. 105-107
[37] Kadlec Jiří:
Konkrétní příležitost pro firmy z ČR: Projekty take-up programu IST s termínem podání 31.10.2000
,
Automa vol.6, 7 (2000), p. 104
[38] Coleman J. N., Chester E. I., Softley C. I., Kadlec Jiří:
Arithmetic on the European Logarithmic Microprocessor
,
IEEE Transactions on Computers vol.49, 7 (2000), p. 702-715
[39] Kadlec Jiří, Schier Jan:
Analysis of a normalized QR filter using Bayesian description of propagated data
,
International Journal of Adaptive Control and Signal Processing vol.13, 6 (1999), p. 487-505
[40] Matulík Radim:
GIN - zápisník pro nevidomé
,
Computer World vol.8, 10 (1997), p. 45
[41] Matulík Radim:
Notebook for the blind
,
ERCIM News, p. 19
[42] Kadlec Jiří, Gaston F. M. F., Irwin G. W.:
A parallel fixed-point predictive controller
,
International Journal of Adaptive Control and Signal Processing vol.11, 5 (1997), p. 415-430
[43] Schier Jan:
Estimation of transport delay using parallel recursive modified Gram-Schmidt algorithm
,
International Journal of Adaptive Control and Signal Processing vol.11, 5 (1997), p. 431-442
[44] Schier Jan:
Inverse updated systolic RLS algorithm with regularized exponential forgetting
,
Kybernetika vol.32, 3 (1996), p. 209-234
[45] Kadlec Jiří:
Transputer implementation of block regularized filtering
,
Kybernetika vol.32, 3 (1996), p. 235-250
[46] Schier Jan:
A systolic algorithm for block-regularized RLS identification
,
Integration, the VLSI Journal vol.20, p. 85-100
[47] Kadlec Jiří, Gaston F. M. F., Irwin G. W.:
The block regularised parameter estimator and its parallelisation
,
Automatica vol.31, 8 (1995), p. 1125-1136
Conference Paper (international conference)
[1] Pérez Cabrera Iván, Vomlel Jiří:
Enhancing Bayesian Networks with Psychometric Models
,
Proceedings of Machine Learning Research, Volume 246 : International Conference on Probabilistic Graphical Models, p. 401-414,
International Conference on Probabilistic Graphical Models 2024 /12./,
(Nijmegen, NL, 20240911)
[2] Reznychenko T., Uglickich Evženie, Nagy Ivan:
Accuracy Comparison of Logistic Regression, Random Forest, and Neural Networks Applied to Real MaaS Data
,
2024 Smart City Symposium Prague (SCSP),
Smart City Symposium Prague 2024 (SCSP 2024),
(Prague, CZ, 20240523)
[3] Pérez Cabrera Iván, Vomlel Jiří:
On Identifiability of BN2A Networks
,
Symbolic and Quantitative Approaches to Reasoning with Uncertainty. ECSQARU 2023., p. 136-148
, Eds: Bouraoui Zied, Vesic Srdjan,
European Conference, ECSQARU 2023 /17./,
(Arras, FR, 20230919)
[4] Uglickich Evženie, Nagy Ivan, Reznychenko T.:
Count Predictive Model with Mixed Categorical and Count Explanatory Variables
,
Proceedings of the The 12th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS) IDAACS'2023, p. 51-56,
The 12th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS) IDAACS'2023,
(Dortmund, DE, 20230907)
[5] Reznychenko T., Uglickich Evženie, Nagy Ivan:
Conditional histogram analysis of discrete questionnaire data
,
2023 Smart City Symposium Prague (SCSP), p. 1-6,
Smart City Symposium Prague 2023 (SCSP 2023),
(Prague, CZ, 20230525)
[6] Likhonina Raissa, Kadlec Jiří, Uglickich Evženie:
Hand detection ultrasound based application implemented on the FPGA platform
,
Book of abstracts. 6th International Caparica Conference on Ultrasonic-based applications from analysis to synthesis, p. 107-107,
Ultrasonics 2023,
(Caparica, PT, 20230626)
[7] Jozová Šárka, Uglickich Evženie, Nagy Ivan:
Bayesian Mixture Estimation without Tears
,
Proceedings of the 18th International Conference on Informatics in Control, Automation and Robotics, p. 641-648
, Eds: Gusikhin O., Nijmeijer H., Madani K.,
International Conference on Informatics in Control, Automation and Robotics 2021 /18./,
(Setúbal (online), PT, 20210706)
[8] Uglickich Evženie, Nagy Ivan, Petrouš Matej:
Prediction of Multimodal Poisson Variable using Discretization of Gaussian Data
,
Proceedings of the 18th International Conference on Informatics in Control, Automation and Robotics, p. 600-608
, Eds: Gusikhin O., Nijmeijer H., Madani K.,
International Conference on Informatics in Control, Automation and Robotics 2021 /18./,
(Setúbal (online), PT, 20210706)
[9] Pomante L., Palumbo F., Rinaldi C., Valente G., Sau C., Fanni T., Linden F., Basten T., Geilen M., Peeren G., Kadlec Jiří, Jääskeläinen P., Martinez M., Saarinen J., Säntti T., Zedda M., Sanchez V., Goswami D., Al-Ars Z., Beer A.:
Design and management of image processing pipelines within CPS: 2 years of experience from the FitOptiVis ECSEL Project
,
Proceedings - Euromicro Conference on Digital System Design, DSD 2020, p. 378-385
, Eds: Trost A., Zemva A., Skavhaug A.,
Euromicro Conference on Digital System Design, DSD 2020 /23./,
(Kranj, SI, 20200826)
[10] Likhonina Raissa:
Hand detection algorithm: pre-processing stage
,
Proceedings of the 17th international conference on informatics in control, automation and robotics, p. 695-701
, Eds: Gusikhin Oleg, Madani Kurosh, Zaytoon Janan,
ICINCO 2020 (17th international conference on informatics in control, automation and robotics),
(online conference, FR, 20200707)
[11] Petrouš Matej, Uglickich Evženie:
Rayleigh model fitting to nonnegative discrete data
,
Proceedings of 2020 IEEE 24th International Conference on Intelligent Engineering Systems (INES), p. 67-72,
IEEE International Conference on Intelligent Engineering Systems 2020 (INES 2020) /24./,
(Reykjavík, IS, 20200708)
[12] Petrouš Matej, Uglickich Evženie:
Modeling of mixed data for Poisson prediction
,
Applied Computational Intelligence and Informatics (SACI) : 2020 IEEE 14th International Symposium on Applied Computational Intelligence and Informatics (SACI), p. 77-82,
IEEE 14th International Symposium on Applied Computational Intelligence and Informatics SACI 2020,
(Timisoara, RO, 20200521)
[13] Petrouš Matej, Suzdaleva Evženie, Nagy Ivan:
Modeling of passenger demand using mixture of Poisson components
,
Proceedings of the 16th International Conference on Informatics in Control, Automation and Robotics (ICINCO 2019), p. 617-624
, Eds: Gusikhin Oleg, Madani Kurosh, Zaytoon Janan,
International Conference on Informatics in Control, Automation and Robotics (ICINCO 2019) /16./,
(Prague, CZ, 20190729)
[14] Zaid A., Basten T., Beer A., Geilen M., Goswami D., Jääskeläinen P., Kadlec Jiří, Alejandro M., Palumbo F., Peeren G., Pomante L., Linden F., Saarinen J., Säntti T., Sau C., Zedda M.:
The FitOptiVis ECSEL project: highly efficient distributed embedded image/video processing in cyber-physical systems
,
Proceedings of the 16th ACM International Conference on Computing Frontiers, p. 333-338
, Eds: Palumbo F., Becchi M., Schulz M., Sato K.,
ACM International Conference on Computing Frontiers 2019,
(Alghero, IT, 20190430)
[15] Likhonina Raissa:
Hand Gesture Recognition Based on Ultrasound Technology: Pre-processing Stage
,
Proceedings - Research monograph : 2019 8th Mediterranean Conference on Embedded Computing (MECO), p. 354-360
, Eds: Stojanović Radovan, Jóźwiak Lech, Jurišić Dražen, Lutovac Budimir,
Mediterranean Conference on Embedded Computing - MECO'2019 /8./,
(Budva, ME, 20190610)
[16] Likhonina Raissa:
QRD RLS Algorithm for Hand Gesture Recognition Applications
,
Proceedings of IWSSIP 2019, p. 195-201
, Eds: Žagar Drago, Rimac-Drlje Snježana, Martinović Goran, Galić Irena, Vranješ Denis, Habijan Marija,
International Conference on Systems, Signals and Image Processing 2019 (IWSSIP 2019),
(Osijek, HR, 20190605)
[17] Likhonina Raissa, Kohout Lukáš, Kadlec Jiří:
Camera-to-touchscreen design
,
Proceedings of 6th International Workshop on Mathematical Models and their Applications (IWMMA’2017), p. 94-99,
6th International Workshop on Mathematical Models and their Applications (IWMMA’2017),
(Krasnojarsk, RU, 20171113)
[18] Suzdaleva Evgenia, Nagy Ivan, Petrouš Matej:
Recursive Clustering Hematological Data Using Mixture of Exponential Components
,
Proceedings of International Conference on Intelligent Informatics and BioMedical Sciences ICIIBMS 2017, p. 63-70,
International Conference on Intelligent Informatics and BioMedical Sciences ICIIBMS 2017,
(Okinawa, JP, 20171124)
[19] Isakovic H., Grosu R., Ratasich D., Kadlec Jiří, Pohl Zdeněk, Kerrison S.:
A Survey of Hardware Technologies for Mixed-Critical Integration Explored in the Project EMC2
,
Computer Safety, Reliability, and Security : SAFECOMP 2017 Workshops, ASSURE, DECSoS, SASSUR, TELERISE, and TIPS, p. 127-140
, Eds: Tonetta Stefano, Schoitsch Erwin, Bitsch Friedemann,
SAFECOMP 2017 International Conference on Computer Safety, Reliability, and Security,
(Trento, IT, 20170912)
[20] Nagy Ivan, Suzdaleva Evgenia, Petrouš Matej:
Clustering with a Model of Sub-Mixtures of Different Distributions
,
Proceedings of IEEE 15th International Symposium on Intelligent Systems and Informatics SISY 2017, p. 315-320,
IEEE 15th International Symposium on Intelligent Systems and Informatics (SISY 2017),
(Subotica, RS, 20170914)
[21] Pecherková Pavla, Nagy Ivan:
Analysis of discrete data from traffic accidents
,
2017 Smart City Symposium Prague (SCSP),
2017 Smart City Symposium Prague (SCSP),
(Prague, CZ, 20170525)
[22] Suzdaleva Evgenia, Nagy Ivan, Pecherková Pavla, Likhonina Raissa:
Initialization of Recursive Mixture-based Clustering with Uniform Components
,
Proceedings of the 14th International Conference on Informatics in Control, Automation and Robotics (ICINCO 2017), p. 449-458,
The 14th International Conference on Informatics in Control, Automation and Robotics (ICINCO 2017),
(Madrid, ES, 20170726)
[23] Pecherková Pavla, Nagy Ivan:
Logistic Regression with Expert Intervention
,
SCSP 2016. Smart Cities Symposium Prague, p. 1-5,
SCSP 2016. Smart Cities Symposium,
(Prague, CZ, 20160526)
[24] Suzdaleva Evgenia, Nagy Ivan, Mlynářová Tereza:
Expert-based Initialization of Recursive Mixture Estimation
,
Proceedings of 2016 IEEE 8th International Conference on Intelligent Systems, p. 308-315,
2016 IEEE 8th International Conference on Intelligent Systems IS'2016,
(Sofia, BG, 04.09.2016-06.09.2016)
[25] Nagy Ivan, Suzdaleva Evgenia, Mlynářová Tereza:
Mixture-based Clustering Non-gaussian Data with Fixed Bounds
,
Proceedings of 2016 IEEE 8th International Conference on Intelligent Systems, p. 265-271,
2016 IEEE 8th International Conference on Intelligent Systems IS'2016,
(Sofia, BG, 04.09.2016-06.09.2016)
[26] Nagy Ivan, Suzdaleva Evgenia, Pecherková Pavla:
Comparison of Various Definitions of Proximity in Mixture Estimation
,
Proceedings of the 13th International Conference on Informatics in Control, Automation and Robotics (ICINCO 2016), p. 527-534,
International Conference on Informatics in Control, Automation and Robotics /13./ (ICINCO 2016),
(Lisbon, PT, 20160729)
[27] Nagy Ivan, Suzdaleva Evgenia, Mlynářová Tereza:
Mixture Multi-Step-Ahead Prediction
,
Proceedings of the 16th conference of the Applied Stochastic Models and Data Analysis (ASMDA) International Society, p. 727-738,
The 16th conference of the Applied Stochastic Models and Data Analysis (ASMDA) International Society,
(Piraeus, GR, 30.06.2015-4.07.2015)
[28] Kadlec Jiří:
Video Chain Demonstrator on Xilinx Kintex7 FPGA with EdkDSP Floating Point Accelerators
,
Proceedings 2015 International Conference on Embedded Computer Systems: Architectures, Modelling and Simulation (SAMOS XV)
, Eds: Soudris Dimitrios, Carro Luigi,
International Conference on Embedded Computer Systems: Architectures, Modelling and Simulation (SAMOS XV),
(Agios Konstantinos, Samos, GR, 20.07.2015-23.07.2015)
[29] Suzdaleva Evgenia, Nagy Ivan, Mlynářová Tereza:
Recursive Estimation of Mixtures of Exponential and Normal Distributions
,
Proceedings of the 2015 IEEE 8th International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), p. 137-142,
International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications /8./ (IDAACS'2015),
(Warsaw, PL, 24.09.2015-26.09.2015)
[30] Machan J., Nedoma P., Plíhal Jiří:
PŘEDSTAVENÍ PROJEKTU ICOMPOSE - INTEGROVANÉ ŘÍZENÍ SDRUŽENÉHO POHONU A DUÁLNÍHO ZDROJE ENERGIE U PLNĚ ELEKTRICKÝCH VOZIDEL
,
Sborník příspěvků, p. 245-253
, Eds: Schejbal Jan,
Mezinárodní vědecká konference soudního inženýrství /23./,
(Brno, CZ, 24.01.2014-25.01.2014)
[31] Machan J., Nedoma P., Plíhal Jiří:
Stanovení vlivu asistenčních systémů na průběh stability jízdy v rámci projektu E-VECTOORC
,
Sborník příspěvků odborné konference, p. 107-115
, Eds: kpt. Ing.Omelka Jaroslav, mjr. Ing. Kuběnka Rudolf,
Zvýšení bezpečnosti provozu vozidel ozbrojených sil,
(Vyškov, CZ, 05.11.2013-06.11.2013)
[32] Savitski D., Plíhal Jiří, Nedoma P., Machan J., Ivanov V., Augsburg K.:
Cost Functions for Assessment of Vehicle Dynamics
,
Proceedings of the 2013 IEEE Symposium Series on Computational Intelligence, IEEE SSCI 2013, p. 48-55,
IEEE Symposium Series on Computational Intelligence (SSCI) 2013,
(Singapore, SG, 16.04.2013-19.04.2013)
[33] Sýkora Jaroslav:
Composing Data-driven Circuits Using Handshake in the Clock-Synchronous Domain
,
Proceedings of the 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), p. 211-214,
2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS),
(Karlovy Vary, CZ, 08.04.2013-10.04.2013)
[34] Ivanov V., Augsburg K., Savitski D., Plíhal Jiří, Nedoma P., Machan J.:
Advanced Cost Functions for Evaluation of Lateral Vehicle Dynamics
,
Proceedings of the FISITA 2012 World Automotive Congress, p. 425-440,
FISITA 2012 World Automotive Congress,
(Beijing, CN, 27.11.2012-30.11.2012)
[35] Van Tol M. W., Pohl Zdeněk, Tichý Milan:
A Framework for Self-adaptive Collaborative Computing on Reconfigurable Platforms
,
Advances in Parallel Computing, p. 579-586,
International Conference on Parallel Computing,
(Ghent, BE, 30.08.2011-02.09.2011)
[36] Bartosinski Roman, Daněk Martin, Sýkora Jaroslav, Kohout Lukáš, Honzík P.:
Foreground Detection and Image Segmentation in a Flexible ASVP Platform for FPGAs
,
Proceedings of the 2012 Conference on Design & Architectures for Signal & Image Processing, p. 375-376
, Eds: Morawiec Adam, Hinderscheit Jinnie ,
Conference on Design & Architectures for Signal & Image Processing,
(Karlsruhe, DE, 23.10.2012-25.10.2012)
[37] Bartosinski Roman, Daněk Martin, Sýkora Jaroslav, Kohout Lukáš, Honzík P.:
Video Surveillance Application Based on Application Specific Vector Processors
,
Proceedings of the 2012 Conference on Design & Architectures for Signal & Image Processing, p. 248-255
, Eds: Morawiec Adam, Hinderscheit Jinnie ,
Conference on Design & Architectures for Signal & Image Processing,
(Karlsruhe, DE, 23.10.2012-25.10.2012)
[38] Sýkora Jaroslav, Bartosinski Roman, Kohout Lukáš, Daněk Martin, Honzík P.:
Reducing Instruction Issue Overheads in Application-Specific Vector Processors
,
Proceedings of the 15th Euromicro Conference on Digital System Design, DSD 2012, p. 600-607
, Eds: Niar Smail,
15th Euromicro Conference on Digital System Design,
(Cesme, TR, 05.09.2012-08.09.2012)
[39] Kadlec Jiří:
In-circuit, Run-time Compiler of Finite State Machines for the UTIA EdkDSP Customizable Accelerators
,
Fourth Friday Workshop on Designing for Embedded Parallel Computing Platforms: Architectures, Design Tools, and Applications, p. 32-33
, Eds: Silvano Cristina, Agosta Giovanni, Cardoso Joao,
DATE 2012 - Design Automation and Test in Europe conference and exhibition,
(Dresden, DE, 12.03.2012-16.03.2012)
[40] Sýkora Jaroslav, Kohout Lukáš, Bartosinski Roman, Kafka Leoš, Daněk Martin, Honzík P.:
The Architecture and the Technology Characterization of an FPGA-based Customizable Application-Specific Vector Processor
,
Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, p. 62-67
, Eds: Raik, J. , Stopjaková, V. , Jenihhin, M. , Vierhaus, H., T. , Pleskacz, W. , Ubar, R. ,
2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems,
(Tallinn, EE, 18.04.2012-20.04.2012)
[41] Honzík P., Kadlec Jiří:
Dynamic Placement Applications into Self Adaptive Network on FPGA
,
2011 IEEE 14th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS 2011), p. 453-456
, Eds: Vierhaus Heinrich T. , Pawlak Adam, Schölzel Mario, Steininger Andreas, Kraemer Rolf, Raik Jaan,
14th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2011),
(Cottbus, DE, 13.04.2011-15.04.2011)
[42] Kloub Jan, Mazanec Tomáš, Heřmánek Antonín:
Heterogeneous Platform for Stream Based Applications on FPGAs
,
Proceedings of 21st International Conference on Field Programmable Logic and Applications, p. 401-404,
FPL 2011 International Conference on Field Programmable Logic and Applications (21th),
(Chania, GR, 05.09.2011-07.09.2011)
[43] Pohl Zdeněk, Tichý Milan:
Resource Management for the Heterogeneous Arrays of Hardware Accelerators
,
Proceedings of 21st International Conference on Field Programmable Logic and Applications, p. 486-489,
FPL 2011 International Conference on Field Programmable Logic and Applications (21th),
(Chania, GR, 05.09.2011-07.09.2011)
[44] Sýkora Jaroslav, Kafka Leoš, Daněk Martin, Kohout Lukáš:
Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
,
2011 14th Euromicro Conference on Digital System Design Architectures, Methods and Tools DSD 2011, p. 525-532
, Eds: Kitsos Paris,
14th Euromicro Conference on Digital System Design Architectures, Methods and Tools DSD 2011,
(Oulu, FI, 31.08.2011-02.09.2011)
[45] Bartosinski Roman:
The LD-RLS algorithm with directional forgetting implemented on a vector-like hardware accelerator
,
ICASSP 2011: IEEE International Conference on Acoustics, Speech, and Signal Processing, p. 1657-1660,
ICASSP 2011: IEEE International Conference on Acoustics, Speech, and Signal Processing,
(Praha, CZ, 22.05.2011-27.05.2011)
[46] Pacull F., Bertels K., Daněk Martin, Urlini G.:
SMECY: Smarti Multi-core Embedded SYstems (Special Session)
,
Proceedings of 21st Great Lakes Symposium on VLSI Design - GLSVLSI 2011, p. 427-428,
21st Great Lakes Symposium on VLSI Design - GLSVLSI 2011,
(Lausanne, CH, 02.05.2011-04.05.2011)
[47] Sýkora Jaroslav, Kafka Leoš, Daněk Martin, Kohout Lukáš:
Analysis of Execution Efficiency in the Microthreaded Processor UTLEON3
,
Architecture of Computing Systems - ARCS 2011, p. 110-121
, Eds: Berekovic Mladen,
ARCS 2011. International Conference on Architecture of computing systems /24./,
(Camo, IT, 24.02.2011-25.02.2011)
[48] Heřmánek Antonín, Kuneš Michal, Tichý Milan:
Reducing Power Consumption of an Embedded DSP Platform through the Clock-Gating Technique
,
Proceedings of the International Conference on Field Programmable Logic and Applications, p. 336-339,
20th International Conference on Field Programmable Logic and Applications,
(Milano, IT, 31.08.2010-02.09.2010)
[49] Kloub Jan, Honzík Petr, Daněk Martin:
Reconfigurable Hardware Objects for Image Processing on FPGAs
,
Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, p. 121-122,
Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems,
(Vienna, AT, 14.04.2010-16.04.2010)
[50] Mazanec Tomáš, Heřmánek Antonín, Kamenický Jan:
Blind image deconvolution algorithm on NVIDIA CUDA platform
,
Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, p. 125-126,
The 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems,
(Vienna, AT, 14.04.2010-16.04.2010)
[51] Daněk Martin, Kafka Leoš, Kohout Lukáš, Sýkora Jaroslav:
Instruction Set Extensions for Multi-Threading in LEON3
,
Proceedings of the13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, p. 237-242,
DDECS 2010 : 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems,
(Vídeň, AT, 14.04.2010-16.04.2010)
[52] Heřmánek Antonín, Schier Jan, Šůcha P., Hanzálek Z.:
Optimization of finite interval CMA implementation for FPGA
,
Proceedings of the IEEE Workshop on Signal Processing Systems. SiPS 2005, p. 1-6,
SiPS 2005. IEEE Workshop on Signal Processing Systems,
(Athens, GR, 02.11.2005-04.11.2005)
[53] Daněk Martin, Heřmánek Antonín, Honzík Petr, Kadlec Jiří, Matoušek Rudolf, Pohl Zdeněk:
GIN - notetaker for blind people: An example of using dynamic reconfiguration of FPGAs
,
ACACES 2005. Advanced Computer Architecture and Compilation for Embedded Systems, p. 15-18
, Eds: Bosschere K.,
HiPEAC Network of Excellence,
(Ghent 2005)
,
ACACES 2005.,
(L'Aquila, IT, 26.07.2005)
[54] Bartosinski Roman, Daněk Martin, Honzík Petr, Matoušek Rudolf:
Dynamic reconfiguration in FPGA-based SoC designs
,
ACACES 2005. Advanced Computer Architecture and Compilation for Embedded Systems, p. 35-38
, Eds: Bosschere K.,
HiPEAC Network of Excellence,
(Ghent 2005)
,
ACACES 2005.,
(L'Aquila, IT, 26.07.2005)
[55] Kafka Leoš, Kubalík P., Kubátová H., Novák O.:
Fault classification for self-checking circuits implemented in FPGA
,
Proceedings of the 8th IEEE Workshop on Design and Diagnostics of Electronics Circuits and Systems, p. 228-231
, Eds: Takách G., Hlawiczka A., Sziray J.,
University of West Hungary,
(Sopron 2005)
,
IEEE Design and Diagnostics of Electronics Circuits and Systems Workshop /8./,
(Sopron, HU, 13.04.2005-16.04.2005)
[56] Heřmánek Antonín, Schier Jan:
FPGA implementation of Finite Interval CMA
,
Proceedings of the first annual IEEE BENELUX/DSP Valley Signal Processing Symposium. SPS-DARTS 2005, p. 97-100,
IEEE,
(Antverpy 2005)
,
SPS-DARTS 2005 Signal Processing Symposium /1./,
(Antverpy, BE, 19.04.2005-20.04.2005)
[57] Bartosinski Roman, Daněk Martin, Honzík Petr, Matoušek Rudolf:
Dynamic reconfiguration in FPGA-based SoC designs
,
Proceedings of the 8th IEEE Workshop on Designs and Diagnostics of Electronic Circuits nad Systems, p. 129-136
, Eds: Takách G., Hlawiczka A., Sziraj J.,
University of West Hungary,
(Sopron 2005)
,
IEEE Design and Diagnostics of Electronic Circuits nad Systems Workshop (DDECS 2005) /8./,
(Sopron, HU, 13.04.2005-16.04.2005)
[58] Pohl Zdeněk, Schier Jan, Líčko Miroslav, Heřmánek Antonín, Tichý Milan:
Logarithmic arithmetic for real data types and support for Matlab/Simulink based rapid-FPGA-prototyping
,
Proceedings of the International Parallel and Distributed Processing Symposium. IPDPS 2003, p. 1-6
, Eds: Werner B.,
IEEE Computer Society Press,
(Los Alamitos 2003)
,
IEEE IPDPS 2003,
(Nice, FR, 22.04.2003-26.04.2003)
[59] Matoušek Rudolf, Pohl Zdeněk, Daněk Martin, Kadlec Jiří:
Dynamic reconfiguration of Atmel FPGAs
,
UK ACM SIGDA 3rd Workshop on Electronic Design Automation, p. 1-4
, Eds: Hettiaratchi S.,
University of Southampton,
(Southampton 2003)
,
UK ACM SIGDA Workshop on Electronic Design Automation /3./,
(Southampton, GB, 11.09.2003-12.09.2003)
[60] Líčko Miroslav, Schier Jan:
FPGA Prototyping Using Extensions to MATLAB/Simulink
,
UK ACM SIGDA 3rd Workshop on Electronic Design Automation, p. 1-3
, Eds: Hettiaratchi S.,
University of Southampton,
(Southampton 2003)
,
UK ACM SIGDA Workshop on Electronic Design Automation /3./,
(Southampton, GB, 11.09.2003-12.09.2003)
[61] Heřmánek Antonín, Regalia P.:
Comparison of two recursive constant modulus algorithms
,
Proceedings of the 4th Electronic Circuits and Systems Conference, p. 159-162
, Eds: Butaš J., Stopjaková V.,
Slovak University of Technology,
(Bratislava 2003)
,
International Conference on Electronic Circuits and Systems. /4./,
(Bratislava, SK, 11.09.2003-12.09.2003)
[62] Matoušek Rudolf, Pohl Zdeněk, Daněk Martin, Kadlec Jiří:
Dynamic reconfiguration of FPGAs
,
Recent Trends in Multimedia Information Processing. Proceedings, p. 288-291
, Eds: Šimák B., Zahradník P.,
Czech Technical University,
(Prague 2003)
,
International Workshop on Systems, Signals and Image Processing /10./,
(Praha, CZ, 10.09.2003-11.09.2003)
[63] Schier Jan, Kadlec Jiří:
Using logarithmic arithmetic for FPGA implementation of the Givens rotations
,
Proceedings of the Sixth Baiona Workshop on Signal Processing in Communications, p. 199-204
, Eds: Mosquera C., Perez-Gonzales F.,
Universidade de Vigo,
(Vigo 2003)
,
Baiona Workshop on Signal Processing Communications /6./,
(Baiona, ES, 08.09.2003-10.09.2003)
[64] Líčko Miroslav, Schier Jan, Tichý Milan, Kühl M.:
MATLAB/Simulink based methodology for rapid-FPGA-prototyping
,
Field-Programmable Logic and Applications. Proceedings of the 13th International Conference, p. 984-987
, Eds: Cheung P. Y. K., Constantinides G. A., de Sousa J. T.,
Springer,
(Berlin 2003)
,
Field-Programmable Logic and Applications /13./,
(Lisabon, PT, 01.09.2003-03.09.2003)
[65] Heřmánek Antonín, Pohl Zdeněk, Kadlec Jiří:
FPGA implementation of the adaptive lattice filter
,
Field-Programmable Logic and Applications. Proceedings of the 13th International Conference, p. 1095-1098
, Eds: Cheung P. Y. K., Constantinides G. A., de Sousa J. D.,
Springer,
(Berlin 2003)
,
Field Programmable Logic and Applications /13./,
(Lisabon, PT, 01.09.2003-03.09.2003)
[66] Matoušek Rudolf, Daněk Martin, Pohl Zdeněk, Kadlec Jiří:
Dynamic runtime partial reconfiguration in FPGA
,
ECMS 2003. 6th International Workshop on Electronics, Control, Measurement and Signals, p. 294-298
, Eds: Nouza J., Drábková J.,
Technical University,
(Liberec 2003)
,
ECMS 2003 /6./,
(Liberec, CZ, 02.06.2003-04.06.2003)
[67] Daněk Martin, Muzikář Z.:
Evolutionary techniques in physical design for FPGAs
,
ECMS 2003. 6th International Workshop on Electronics, Control, Measurement and Signals, p. 274-278
, Eds: Drábková J., Nouza J.,
Technical University,
(Liberec 2003)
,
ECMS 2003 /6./,
(Liberec, CZ, 02.06.2003-04.06.2003)
[68] Pohl Zdeněk, Matoušek Rudolf, Kadlec Jiří, Tichý Milan, Líčko M.:
Lattice adaptive filter implementation for FPGA
,
FPGA 2003 ACM/SIGDA Eleventh ACM International Symposium on Field-Programmable Gate Arrays, p. 246,
ACM,
(Monterey 2003)
,
FPGA 2003,
(Monterey, US, 23.02.2003-25.02.2003)
[69] Schier Jan:
Using the System-C library for bit-true simulations in MATLAB
,
MATLAB 2002. Sborník příspěvků 10. ročníku konference, p. 497-504,
VŠCHT,
(Praha 2002)
,
MATLAB 2002,
(Praha, CZ, 07.11.2002)
[70] Pohl Zdeněk, Líčko M.:
Utilization of the HSLA toolbox for the FPGA prototyping
,
MATLAB 2002. Sborník příspěvků 10. ročníku konference, p. 462-468,
VŠCHT,
(Praha 2002)
,
MATLAB 2002,
(Praha, CZ, 07.11.2002)
[71] Líčko Miroslav, Métais B., Tichý Milan, Matoušek Rudolf:
Extension for Xilinx System Generator - logarithmic arithmetic blockset
,
MATLAB 2002. Sborník příspěvků 10. ročníku konference, p. 280-284,
VŠCHT,
(Praha 2002)
,
MATLAB 2002,
(Praha, CZ, 07.11.2002)
[72] Heřmánek Antonín, Regalia P.:
Recursive Finite Interval Constant Modulus Algorithm for blind equalization
,
MATLAB 2002. Sborník příspěvků 10. ročníku konference, p. 133-141,
VŠCHT,
(Praha 2002)
,
MATLAB 2002,
(Praha, CZ, 07.11.2002)
[73] Albu F., Kadlec Jiří, Coleman N., Fagan A.:
The Gauss-Seidel Fast Affine Projection algorithm
,
IEEE Workshop on Signal Processing Systems. Proceedings, p. 109-114
, Eds: Parhi K., Shanbhag N.,
IEEE,
(San Diego 2002)
,
SIPS 2002,
(San Diego, US, 16.10.2002-18.10.2002)
[74] Albu F., Kadlec Jiří, Heřmánek Antonín, Fagan A., Coleman N.:
Analysis of the LNS implementation of the fast affline projection algorithms
,
Proceedings of the Irish Signals and Systems Conference 2002. ISSC 2002, p. 251-255
, Eds: Marnane W., Lightbody G., Pesch D.,
Institute of Technology,
(Cork 2002)
,
Irish Signals and Systems Conference 2002,
(Cork, IE, 25.06.2002-26.06.2002)
[75] Albu F., Kadlec Jiří, Coleman N., Fagan A.:
Pipelined implementations of the A Priory Error-Feedback LSL algorithm using logarithmic arithmetic
,
Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing, p. 2681-2684,
IEEE,
(Orlando 2002)
,
ICASSP 2002,
(Orlando, US, 13.05.2002-17.05.2002)
[76] Matoušek Rudolf, Líčko Miroslav, Heřmánek Antonín, Softley C.:
Floating-Point-Like Arithmetic for FPGA
,
POSTER 2002, p. 2,
FEL ČVUT,
(Praha 2002)
,
International Student Conference on Electrical Engineering /6./,
(Praha, CZ, 23.05.2002)
[77] Matoušek Rudolf, Tichý Milan, Pohl Zdeněk, Kadlec Jiří, Softley C.:
Logarithmic number system and floating-point arithmetics on FPGA
,
Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream, p. 627-636
, Eds: Glesner M., Zipf P., Renovell M.,
Springer,
(Berlin 2002)
,
International Conference FPL 2002 /12./,
(Montpellier, FR, 02.09.2002-04.09.2002)
[78] Líčko Miroslav, Tichý Milan, Heřmánek Antonín, Matoušek Rudolf, Pohl Zdeněk:
Prototyping of DSP algorithms on FPGA
,
POSTER 2002, p. 2,
FEL ČVUT,
(Praha 2002)
,
International Student Conference on Electrical Engineering /6./,
(Praha, CZ, 23.05.2002)
[79] Kadlec Jiří, Tichý Milan, Heřmánek Antonín, Pohl Z., Líčko M.:
Matlab Toolbox for high-level bit-exact emulation of HandelC VHDL FPGA designs
,
Design, Automation and Test in Europe DATE˙02, p. 264
, Eds: Sciuto D., Kloos C. D.,
IEEE,
(Los Alamitos 2002)
,
Design, Automation and Test in Europe DATE˙02,
(Paris, FR, 04.03.2002-08.03.2002)
[80] Matoušek R., Pohl Z., Kadlec Jiří, Tichý Milan, Heřmánek Antonín:
Logarithmic arithmetic core based RLS LATTICE implementation
,
Design, Automation and Test in Europe DATE 02, p. 271
, Eds: Sciuto D., Kloos C. D.,
IEEE,
(Los Alamitos 2002)
,
Design, Automation and Test in Europe DATE 02,
(Paris, FR, 04.03.2002-08.03.2002)
[81] Coleman J. N., Kadlec Jiří:
Extended Precision Logarithmic Arithmetic
,
Signal Systems and Computers 2000, 34th Asilomar Conference on Signal Systems and Computers. Proceedings, p. 124-129,
IEEE Signal Processing Society,
(Monterey 2001)
,
Asilomar conference on Signal Systems and Computers /34./,
(Monterey, US, 07.11.2000)
[82] Kadlec Jiří, Matoušek Rudolf, Heřmánek Antonín, Líčko Miroslav, Softley Ch.:
Logarithmic ALU 32-bit for Handel C 2.1 and Celoxica DK1
,
Celoxica User Conference. Proceedings,
Celoxica,
(Abington 2001)
,
Celoxica User Conference /1./,
(Stratford, GB, 02.04.2001-04.04.2001)
[83] Albu F., Kadlec Jiří, Fagan A., Coleman J. N.:
Implementation of Error-Feedback RLS Lattice on Virtex using logarithmic arithmetic
,
Advances in Systems Science: Measurement, Circuits and Control. Proceedings, p. 517-521
, Eds: Mastorakis N. E., Pecorelli-Peres L. A.,
WSES Press,
(Rethymno 2001)
,
WSES International Conference on Circuits, Systems, Communications and Computers. CSCC 2001 /5./,
(Rethymno, GR, 08.07.2001-15.07.2001)
[84] Kadlec Jiří, Matoušek Rudolf, Líčko Miroslav:
FPGA implementation of logarithmic unit core
,
Embedded Intelligence 2001, p. 547-554,
Design & Elektronik,
(Nürnberg 2001)
,
Embedded Intelligence 2001,
(Nürnberg, DE, 14.02.2001-16.02.2001)
[85] Albu F., Kadlec Jiří, Softley Ch., Matoušek Rudolf, Heřmánek Antonín, Coleman J. N., Fagan A.:
Implementation of (Normalised) RLS Lattice on Virtex
,
Field-Programmable Logic and Applications. Proceedings, p. 91-100
, Eds: Brebner G., Woods R.,
Springer,
(Berlin 2001)
,
International Conference FPL 2001,
(Belfast, IE, 27.08.2001-29.08.2001)
[86] Kadlec Jiří:
Structure estimation for systems described by radial basis functions based on normalized QR filtering
,
Preprints of the 1st IFAC/IEEE Symposium on System Structure and Control,
IFAC,
(Prague 2001)
,
IFAC/IEEE Symposium on System Structure and Control /1./,
(Prague, CZ, 29.08.2001-31.08.2001)
[87] Schier Jan, Kadlec Jiří, Moonen M.:
Implementing advanced equalization algorithms using Simulink with embedded Alpha AXP coprocessor
,
Fifth IMA International Conference on Mathematics in Signal Processing, p. 11-14,
University of Warwick,
(Warwick 2000)
,
Mathematics in Signal Processing /5./,
(Warwick, GB, 18.12.2000-20.12.2000)
[88] Hlavička J., Kadlec Jiří:
Vstup českých institucí do evropské informační společnosti
,
Česko-slovenská konference RUFIS 2000, p. 27-32,
VUT,
(Brno 2000)
,
Česko-slovenská konference RUFIS 2000.,
(Brno, CZ, 05.09.2000-06.09.2000)
[89] Swart P. J. F., Schier Jan, van Gemund A. J. C., van der Zwan W. F, Karelse J. P., Reijns G. L., van Genderen P., Ligthart L. P., Steenstra H. T.:
The COLORADO multistatic FMCW radar system
,
European Microwave. Proceedings, p. 449-454,
Europeam Microwave Association,
(London 1998)
,
European Microwave /28./,
(Amsterdam, NL, 06.10.1998-08.10.1998)
[90] Schier Jan:
Fast fixed-point algorithm for estimation of the system time lag
,
Preprints of the 3rd European IEEE Workshop on Computer-Intensive Methods in Control and Data Processing, p. 151-154
, Eds: Rojíček J., Valečková M., Kárný M., Warwick K.,
ÚTIA AV ČR,
(Praha 1998)
,
CMP'98 /3./,
(Praha, CZ, 07.09.1998-09.09.1998)
[91] Kadlec Jiří:
Acceleration of computation-intensive algorithms on parallel Alpha AXP processors
,
Preprints of the 3rd European IEEE Workshop on Computer-Intensive Methods in Control and Data Processing, p. 89-98
, Eds: Rojíček J., Valečková M., Kárný M., Warwick K.,
ÚTIA AV ČR,
(Praha 1998)
,
CMP'98 /3./,
(Praha, CZ, 07.09.1998-09.09.1998)
[92] Kadlec Jiří, Schier Jan:
Rapid prototyping of adaptive control algorithms on parallel multiprocessors
,
Signal Processing Symposium, p. 115-118,
IEEE,
(Leuven 1998)
,
SPS '98,
(Leuven, BE, 26.03.1998-27.03.1998)
[93] Schier Jan, van Gemund A. J. C., Reijns G. L.:
Real-time signal processing for an obstacle warning radar
,
Signal Processing Symposium, p. 167-170,
IEEE,
(Leuven 1998)
,
SPS '98,
(Leuven, BE, 26.03.1998-27.03.1998)
[94] Kadlec Jiří, Vialatte Ch.:
Rapid prototyping and parallel processing under MATLAB 5
,
MATLAB Conference 1997, p. 120-125,
Kimhua Technology,
(Seoul 1997)
,
MATLAB Conference '97,
(Seoul, KR, 13.10.1997-14.10.1997)
[95] Kadlec Jiří:
Parallel processing on Alphas under MATLAB 5
,
SOFSEM '97: Theory and Practice of Informatics, p. 440-448
, Eds: Plášil F., Jeffery K. G.,
Springer,
(Berlin 1997)
,
Seminar on Current Trends in Theory and Practice of Informatics /24./,
(Milovy, CZ, 22.11.1997-29.11.1997)
[96] Kadlec Jiří:
Para-Mat parallel processing under MATLAB
,
Simulationstechnik. Tagungsband, p. 684-687
, Eds: Kuhn A., Wenzel S.,
Vieweg,
(Braunschweig 1997)
,
Simulationstechnik. /11./,
(Dortmund, DE, 11.11.1997-14.11.1997)
[97] Kadlec Jiří:
Rapid prototyping and parallel processing under MATLAB 5
,
Tagungsband. 3. Zittauer Workshop Magnetlagertechnik, p. 101-104
, Eds: Hampel R., Worlitz F.,
IPM,
(Zittau 1997)
,
Zittauer Workshop Magnetlagertechnik /3./,
(Zittau, DE, 11.09.1997-12.09.1997)
[98] Schier Jan, Agterkamp H. J., van Gemund A. J. C., Reijns G. L., Lin H. X.:
Object tracking and tracing for multi-static FM-CW radar - incremental approach
,
Computer-Intensive Methods in Control and Signal Processing. Preprints of the 2nd European IEEE Workshop CMP'96, p. 151-154
, Eds: Berec L., Rojíček J., Kárný M., Warwick K.,
ÚTIA AV ČR,
(Praha 1996)
,
European IEEE Workshop CMP'96 /2./,
(Prague, CZ, 28.08.1996-30.08.1996)
[99] Kadlec Jiří, Nakhaee N.:
Alpha Bridge - high performance computing with MATLAB
,
Industrial Applications of MATLAB and Simulink for the Analysis of Electro- and Hydro- Mechanical Systems. Preprints, p. 11-16,
Matlab UG,
(Birmingham 1995)
,
Special Interest Meeting: Industrial Applications /1./,
(Birmingham, GB, 20.09.1995)
[100] Kadlec Jiří, Gaston F. M. F., Irwin G. W.:
The block regularised parameter estimator and its parallelisation
,
Identification and Optimization, Oriented for Use in Adaptive Control. Preprints, p. 107-120
, Eds: Böhm J., Rojíček J.,
ÚTIA AV ČR,
(Praha 1995)
,
Summer School Course,
(Prague, CZ, 17.07.1995-18.07.1995)
[101] McWhirter J. G., Walke R. L., Kadlec Jiří:
Normalised Givens rotations for recursive least squares processing
,
VLSI Signal Processing, VIII, p. 313-322
, Eds: Nishitani T., Parhi K.,
IEEE,
(New York 1995)
,
IEEE Workshop on VLSI Signal Processing /8./,
(Sakai, JP, 16.10.1995-18.10.1995)
[102] Kadlec Jiří, Nakhaee N.:
Alpha-Bridge for MATLAB 4
,
Transputer Applications and Systems '95. Proceedings, p. 175-189
, Eds: Cook B. M., Nixon P.,
IOS Press,
(Harrogate 1995)
,
World Transputer Congress '95,
(Harrogate, GB, 04.09.1995-06.09.1995)
[103] Kadlec Jiří, Gaston F. M. F.:
Identification with directional parameter tracking for high-performance fixed-point implementations
,
The Sixth Irish DSP and Control Colloquium, p. 215-222
, Eds: Gaston F., Dodds G.,
Techman,
(Belfast 1995)
,
IDSPCC '95 /6./,
(Belfast, IE, 19.06.1995-20.06.1995)
Conference Paper (Czech conference)
[1] Plíhal Jiří:
Dynamické označování polohy pro geografické databáze
,
Geoinformatika v pohybu,
GIS Ostrava 2017,
(Ostrava, CZ, 20170322)
[2] Kudrna J., Plíhal Jiří, Nedoma P., Herda Z., Kozák P.:
VÝVOJ ADAPTIVNÍHO INTERAKTIVNÍHO SYSTÉMU PRO ZVÝŠENÍ BEZPEČNOSTI OSÁDKY VOZIDEL A JEHO VYUŽITÍ PRO HODNOCENÍ POVRCHOVÝCH VLASTNOSTÍ VOZOVEK
,
Zvýšení bezpečnosti provozu vozidel ozbrojených sil, p. 47-54
, Eds: .Omelka Jaroslav ,
Zvýšení bezpečnosti provozu vozidel ozbrojených sil,
(Vyškov, CZ, 01.11.2016 - 02.11.2016)
[3] Machan J., Nedoma P., Plíhal Jiří:
Představení projektu E-Vectoorc
,
ExFos 2013 (Expert Forensic Science), p. 118-127
, Eds: Bradáč Albert,
XXII. mezinárodní vědecká konference soudního inženýrství,
(Brno, CZ, 25.01.2013-26.01.2013)
[4] Plíhal Jiří, Machan J., Nedoma P.:
Rozšířené asistenční systémy pro zvýšení aktivní bezpečnosti osádky vozidla
,
Zvýšení bezpečnosti provozu vozidel ozbrojených sil, p. 15-21,
Zvýšení bezpečnosti provozu vozidel ozbrojených sil 2012,
(Vyškov, CZ, 06.11.2012-07.11.2012)
[5] Kadlec Jiří:
Účast ČR ve společných technologických iniciativách ARTEMIS a ENIAC
,
Hovory s informatiky, p. 95-113
, Eds: Klímová H., Kuželová D., Šíma J., Wiedermann J., Žák S.,
Hovory s informatiky 2011,
(Praha, CZ, 25.10.2011)
[6] Kafka Leoš, Matoušek Rudolf:
Design Retiming in HDL
,
Proceedings of Workshop 2005, p. 258-259
, Eds: Říha B.,
ČVUT,
(Praha 2005)
,
Annual University-Wide Seminar. WORKSHOP 2005 /13./,
(Praha, CZ, 21.03.2005-25.03.2005)
[7] Honzík Petr:
Rozbor a implementace dynamické rekonfigurace pro obvody FPGA
,
Počítačové architektury a diagnostika, p. 55-60
, Eds: Lórencz R., Buček J., Zahradnický T.,
ČVUT FEL,
(Praha 2005)
,
Počítačové architektury a diagnostika 2005. PAD 2005,
(Lázně Sedmihorky, CZ, 21.09.2005-23.09.2005)
[8] Kafka Leoš:
An FPGA-based fault injector for TSC circuits
,
Počítačové architektury a diagnostika, p. 77-81
, Eds: Lórencz R., Buček J., Zahradnický T.,
ČVUT FEL,
(Praha 2005)
,
Počítačové architektury a diagnostika 2005. PAD 2005,
(Lázně Sedmihorky, CZ, 21.09.2005-23.09.2005)
[9] Matoušek Rudolf:
Dynamic reconfiguration of FPGAs: a case study
,
Počítačové Architektury & Diagnostika PAD 2003, p. 17-23
, Eds: Kotásek Z., Růžička R., Sekanina L.,
VUT,
(Brno 2003)
,
PAD 2003 Počítačové Architektury & Diagnostika,
(Zvíkovské Podhradí, CZ, 24.09.2003-26.09.2003)
[10] Pohl Zdeněk:
Logarithmic number system and floating-point arithmetics an FPGA
,
Počítačové Architektury & Diagnostika PAD 2003, p. 9-16
, Eds: Kotásek Z., Růžička R., Sekanina L.,
VUT,
(Brno 2003)
,
PAD 2003 Počítačové Architektury & Diagnostika,
(Zvíkovské Podhradí, CZ, 24.09.2003-26.09.2003)
[11] Daněk Martin:
Integrated iterative approach to FPGA placement
,
Počítačové Architektury & Diagnostika PAD 2003, p. 43-50
, Eds: Kotásek Z., Růžička R., Sekanina L.,
VUT,
(Brno 2003)
,
PAD 2003 Počítačové Architektury & Diagnostika,
(Zvíkovské Podhradí, CZ, 24.09.2003-26.09.2003)
[12] Líčko Miroslav, Matoušek Rudolf, Pohl Zdeněk:
Utilization of Matlab for the logarithmic processor development
,
Sborník příspěvků 9.ročníku konference MATLAB 2001, p. 222-225
, Eds: Procházka A., Uhlíř J.,
VŠCHT,
(Praha 2001)
,
MATLAB 2001 /9./,
(Praha, CZ, 11.10.2001)
[13] Líčko Miroslav, Pohl Zdeněk, Matoušek Rudolf, Heřmánek Antonín:
Tuning and implementation of DSP algorithms on FPGA
,
Sborník příspěvků 9.ročníku konference MATLAB 2001, p. 226-230
, Eds: Procházka A., Uhlíř J.,
VŠCHT,
(Praha 2001)
,
MATLAB 2001 /9./,
(Praha, CZ, 11.10.2001)
[14] Heřmánek Antonín, Kadlec Jiří, Matoušek Rudolf, Líčko Miroslav, Pohl Zdeněk:
Pipelined logarithmic 32bit ALU for Celoxica DK1
,
Sborník příspěvků 9.ročníku konference MATLAB 2001, p. 72-80
, Eds: Procházka A., Uhlíř J.,
VŠCHT,
(Praha 2001)
,
MATLAB 2001 /9./,
(Praha, CZ, 11.10.2001)
[15] Hanzálek Zdeněk:
MATLAB based Petr Net analysis
,
Sborník příspěvků 8. ročníku konference MATLAB 2000, p. 78-83,
VŠCHT,
(Praha 2000)
,
MATLAB 2000 /8./,
(Praha, CZ, 01.11.2000)
[16] Líčko Miroslav, Matoušek Rudolf, Heřmánek Antonín:
Alpha accelerator for RTW - Windows Target
,
Sborník příspěvků 8. ročníku konference MATLAB 2000, p. 197-201,
VŠCHT,
(Praha 2000)
,
MATLAB 2000 /8./,
(Praha, CZ, 01.11.2000)
[17] Ondračka J., Oravec R., Kadlec Jiří, Cocherová E.:
Simulation of RLS and LMS algorithms for adaptive noise cancellation in MATLAB
,
Sborník příspěvků 8. ročníku konference MATLAB 2000, p. 301-305,
VŠCHT,
(Praha 2000)
,
MATLAB 2000 /8./,
(Praha, CZ, 01.11.2000)
[18] Heřmánek Antonín, Matoušek Rudolf, Líčko Miroslav, Kadlec Jiří:
FPGA implementation of logarithmic unit
,
Sborník příspěvků 8. ročníku konference MATLAB 2000, p. 84-90,
VŠCHT,
(Praha 2000)
,
MATLAB 2000 /8./,
(Praha, CZ, 01.11.2000)
[19] Strádal V., Matoušek Rudolf:
LOGAT
,
Sborník příspěvků 8. ročníku konference MATLAB 2000, p. 384-386,
VŠCHT,
(Praha 2000)
,
MATLAB 2000 /8./,
(Praha, CZ, 01.11.2000)
[20] Matoušek Rudolf:
Traffic Toolbox
,
Sborník příspěvků 8. ročníku konference MATLAB 2000, p. 232-235,
VŠCHT,
(Praha 2000)
,
MATLAB 2000 /8./,
(Praha, CZ, 01.11.2000)
[21] Kadlec Jiří, Matoušek Rudolf, Vialatte Christian, Coleman J. N.:
Port of Pascal FPGA-logarithmic-unit simulator to Simulink/RTW
,
Sborník příspěvků 7. ročníku konference MATLAB '99, p. 84-90,
VŠCHT,
(Praha 1999)
,
MATLAB '99 /7./,
(Praha, CZ, 03.11.1999)
[22] Vialatte Christian, Kadlec Jiří:
RTW support for parallel 64-bit Alpha AXP-based platforms
,
Sborník příspěvků 7. ročníku konference MATLAB '99, p. 238-244,
VŠCHT,
(Praha 1999)
,
MATLAB '99 /7./,
(Praha, CZ, 03.11.1999)
[23] Vialatte Christian, Kadlec Jiří:
RTW support for low cost C31 board
,
Sborník příspěvků 7. ročníku konference MATLAB '99, p. 231-237,
VŠCHT,
(Praha 1999)
,
MATLAB '99 /7./,
(Praha, CZ, 03.11.1999)
Proceedings (international conference)
[1] Kubátová H., Hochberger Ch., Daněk Martin, Sick B.:
Architecture of Computing Systems - ARCS 2013,
Springer,
(Heidelberg 2013)
,
International Conference of the Architecture of Computing Systems - ARCS 2013/ 26./,
(Prague, CZ, 19.02.2013-22.02.2013)
Proceedings (Czech conference)
[1] Hillerová E., Kadlec Jiří:
Konference k zahájení 5. rámcového programu Evropské unie,
MŠMT,
(Praha 1999)
,
Konference 5. rámcového programu Evropské unie /5./,
(Praha, CZ, 05.02.1999)
[2] Hillerová E., Kadlec Jiří:
Informační den k programu IST,
Technologické centrum AV ČR,
(Praha 1999)
,
Seminář k programu IST /5./,
(Praha, CZ, 23.09.1999)
Abstract
[1] Likhonina Raissa:
Fast Bayesian Algorithms for FPGA Platforms,
DATE'23 (Design, Automation and Test in Europe Conference),
(Antwerp, BE, 20230417)
[2] Kadlec Jiří:
EDKDSP: Reprogrammable Floating Point Accelerators on KINTEX FPGA with HDMI
,
2013 Design, Automation and Test in Europe,
DATE 2013 Design, Automation and Test in Europe,
(Grenoble, FR, 2013.03.18-2013.03.22)
[3] Kafka Leoš, Kielbik R., Matoušek Rudolf, Moreno J. M.:
VPart: An automatic partitioning tool for dynamic reconfiguration. Abstract
,
FPGA 2005 - ACM/SIGDA Thirteenth International Symposium on Field-Programmable Gate Arrays, p. 263
, Eds: Schmidt H., Wilton S.,
ACM,
(Monterey 2005)
,
FPGA 2005 /13./,
(Monterey, US, 20.02.2005-22.02.2005)
[4] Nasi K., Daněk Martin, Karoubalis T., Pohl Zdeněk:
Figaro: An automatic tool flow for designs with dynamic reconfiguration. Abstract
,
FPGA 2005 - ACM/SIGDA Thirteenth ACM International Symposium on Field-Programmable Gate Arrays, p. 262
, Eds: Schmidt H., Wilton S.,
ACM,
(Monterey 2005)
,
FPGA 2005 /13./,
(Monterey, US, 20.02.2005-22.02.2005)
[5] Bartosinski Roman, Daněk Martin, Honzík Petr, Matoušek Rudolf:
Dynamic reconfiguration in FPGA-based SoC designs. Abstract
,
FPGA 2005 - ACM/SIGDA Thirteenth ACM International Symposium on Field-Programmable Gate Arrays, p. 274
, Eds: Schmidt H., Wilton S.,
ACM,
(Monterey 2005)
,
FPGA 2005 /13./,
(Monterey, US, 20.02.2005-22.02.2005)
Thesis
[1] Likhonina Raissa:
Rychlé algoritmy Bayesovského rozhodování pro FPGA platformy,
České vysoké učení technické v Praze,
(Prague 2022)
[2] Daněk Martin:
Timing-Driven Physical Design for Field-Programmable Gate Arrays. Ph.D. Thesis
Research Report
[1] Uglickich Evženie, Nagy Ivan:
Recursive mixture estimation with univariate multimodal Poisson variable,
UTIA AV ČR, v. v. i.,,
(Prague 2022)
Research Report 2394
[2] Nedoma P., Herda Z., Plíhal Jiří:
Research Report Influence of Vehicle Assistant System on Track keeping,
ŠKODA AUTO,
(Mladá Boleslav 2021)
[3] Nedoma P., Herda Z., Franc Z., Plíhal Jiří:
Validation of comprehensive energy management system based on cloud-sourced information,
ŠKODA AUTO a.s.,
(Mladá Boleslav 2018)
[4] Likhonina Raissa, Suzdaleva Evgenia, Nagy Ivan:
Comparison of mixture-based classification with the data-dependent pointer model for various types of components,
ÚTIA AV ČR,
(Praha 2016)
Research Report 2355
[5] Plíhal Jiří:
Modul pro převod vozidlových signálů na standard PS2,
ŠKODA AUTO a.s,
(Praha 2013)
[6] Plíhal Jiří:
Modul pro zpracování signálu inkrementálního čidla,
ŠKODA AUTO a.s,
(Praha 2012)
Research Report 2338
[7] Mazanec Tomáš:
MIMO techniques for xDSL,
ÚTIA AV ČR,
(Praha 2011)
Research Report 2305
[8] Šůcha P., Heřmánek Antonín, Schier Jan, Hanzálek Z.:
Optimization of Finite Interval CMA Implementation for FPGA,
ÚTIA AV ČR,
(Praha 2005)
Research Report 2127
[9] Tichý Milan:
HSLA Package version 3.0.0. Matlab HSLA Toolbox 32- and 19-bit TWIN LNS ALU,
ÚTIA AV ČR,
(Praha 2003)
Research Report 2086
[10] Líčko Miroslav, Schier Jan, Pohl Zdeněk, Kadlec Jiří, Tichý Milan, Matoušek Rudolf, Heřmánek Antonín:
Logarithmic Arithmetic for Real Data Types and Support for MATLAB/SIMULINK Based Rapid-FPGA-Prototyping,
ÚTIA AV ČR,
(Praha 2002)
Research Report 2069
[11] Líčko Miroslav:
Fast Adaptive Controllers,
ÚTIA AV ČR,
(Praha 2002)
Research Report 2068
[12] Tichý Milan:
Adaptive Filtering Algorithms and the Logarithmic Number System Arithmetic,
ÚTIA AV ČR,
(Praha 2002)
Research Report 2067
[13] Kadlec Jiří, Albu F., Softley Ch., Matoušek Rudolf, Heřmánek Antonín:
RLS Lattice for Virtex FPGA using 32-bit and 20-bit Logarithmic Arithmetic,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2036
[14] Kadlec Jiří, Heřmánek Antonín, Softley Ch., Matoušek Rudolf, Líčko Miroslav:
32-bit Logarithmic ALU for Handel-C 2.1 and Celoxica DK1,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2037
[15] Heřmánek Antonín, Kadlec Jiří, Matoušek Rudolf, Líčko Miroslav, Softley Ch.:
Pipelined Logarithmic 32bit ALU for Celoxica DK1,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2034
[16] Coleman J. N., Kadlec Jiří, Matoušek Rudolf, Pohl Zdeněk, Heřmánek Antonín:
The European Logarithmic Microprocessor - a QRD RLS Applications,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2038
[17] Albu F., Kadlec Jiří, Matoušek Rudolf, Heřmánek Antonín, Coleman J. N.:
A Comparison of FPGA Implementation of the A Priori Error-Feedback LSL Algorithm using Logarithmic Arithmetic,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2035
[18] Matoušek Rudolf, Líčko Miroslav, Heřmánek Antonín, Softley Ch.:
Floating-Point-Like Arithmetic for FPGA,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2039
[19] Albu F., Kadlec Jiří, Softley Ch., Matoušek Rudolf, Heřmánek Antonín:
Implementation of Normalized RLS Lattice on Virtex,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2040
[20] Schier Jan, Kadlec Jiří, Moonen M.:
Implementing Advanced Equalization Algorithms using Simulink with Embedded Alpha AXP Coprocessor,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2013
[21] Kadlec Jiří, Coleman J. N.:
Extended Precision LNS Arithmetic,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2008
[22] Kadlec Jiří, Matoušek Rudolf, Líčko Miroslav:
FPGA Implementation of Logarithmic Unit Core,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2007
[23] Kadlec Jiří:
Review and Classification of RLS Array Algorithms for LNS Arithmetics,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2006
[24] Coleman J. N., Chester E. I., Softley Ch., Kadlec Jiří:
Arithmetic on the European Logarithmic Microprocessor,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2012
[25] Kadlecová Milada:
Determination of the Problems of Participation in IST for the NAS,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2014
[26] Matoušek Rudolf, Strádal Vít:
LOGAT - Prelimitary Results,
ÚTIA AV ČR,
(Praha 2001)
Research Report 2011
[27] Kadlec Jiří, Barbier A., de Castellane L., Gautier L.-P., Gourguechon S., Leroy S., Paturle A.:
Generation of Simulink S-functions,
ÚTIA AV ČR,
(Praha 1999)
Research Report 1975
[28] Schier Jan, van Gemund A. J. C.:
PTT and OTT Enhancement: Part 2. Final Report,
Technical University,
(Delft 1998)
Research Report 1-68340-44(1998)04
[29] Kadlec Jiří, Schier Jan:
Numerical Analysis of a Normalized QR Filter Using Probability Description of Propagated Data,
ÚTIA AV ČR,
(Praha 1998)
Research Report 1923
[30] Kadlec Jiří, Schier Jan:
HSLA 3D Monitor Package,
ÚTIA AV ČR,
(Praha 1998)
Research Report 1925
[31] Kadlec Jiří, Schier Jan:
HSLA DSP Package,
ÚTIA AV ČR,
(Praha 1998)
Research Report 1924
[32] Kadlec Jiří, Schier Jan:
Results of the Global Probability Analysis Approach,
ÚTIA AV ČR,
(Praha 1998)
Research Report 1926
[33] Schier Jan, van Gemund A. J. C.:
PTT and OTT Enhancement - Final Report,
University of Technology,
(Delft 1996)
Research Report 1-68340-44(1996)10
[34] Schier Jan, Lin H. X., van Gemund A. J. C.:
Colorado System: Peak Tracking and Tracing Algorithm and its Parallel Implementation,
Technische Universiteit,
(Delft 1995)
Research Report 95-101
Electronic Document
[1] Tichý Milan:
HSLA Version 4.0.0a Demo. (Program),
ÚTIA AV ČR,
(Praha 2003)
[2] Líčko Miroslav, Matulík Radim, Matoušek Rudolf, Kadlec Jiří:
Prototyping Board for CAK. (Program),
ÚTIA AV ČR,
(Praha 2003)
[3] Schier Jan:
QR-RLS - Celoxica RC1000 Demo. (Program),
ÚTIA AV ČR,
(Praha 2003)
[4] Tichý Milan:
HSLA Version 3.0.0 Evaluation Package. (Program),
ÚTIA AV ČR,
(Praha 2003)
[5] Líčko Miroslav, Kadlec Jiří:
An Introduction to the Xilinx System Generator. (Program),
ÚTIA AV ČR,
(Praha 2003)
[6] Matulík Radim:
GIN - Pocket Notebook with Synthetic Speech Output for the Blind Users. (Program),
ÚTIA AV ČR,
(Praha 2003)
[7] Matoušek Rudolf, Líčko Miroslav, Kadlec Jiří:
European Logarithmic Microprocessor. (Program),
ÚTIA AV ČR,
(Praha 2003)
[8] Pohl Zdeněk, Kadlec Jiří, Líčko Miroslav, Matoušek Rudolf, Tichý Milan:
Lattice IP Core used in Real-time Lattice Demo on XESS Board. (Program),
ÚTIA AV ČR,
(Praha 2003)
[9] Pohl Zdeněk, Kadlec Jiří, Tichý Milan:
RLS Lattice - Celoxica RC200 Demo. (Program),
ÚTIA AV ČR,
(Praha 2003)
Prototype, methodology, f. module, software
[1] Pohl Zdeněk, Kohout Lukáš:
UTIA Ultrasound EV Board v2.0,
( 2024)
[2] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš, Likhonina Raissa:
Adaptive Lattice Filter on STM32H7 Devices,
( 2024)
[3] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Support for TE0821 modules with Vitis AI 3.0 DPU,
( 2024)
[4] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Support for TE0820 modules with Vitis AI 3.0 DPU,
( 2024)
[5] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Support for STM32H573I-DK web server,
( 2024)
[6] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš, Likhonina Raissa:
Compilation of Vitis AI 3.0 models for different configurations of AMD DPUs.,
( 2024)
[7] Kohout Lukáš, Kadlec Jiří, Pohl Zdeněk:
Support for TE0802-02-2AEV2-A board with Vitis AI 3.0 DPU and VGA display,
( 2024)
[8] Kohout Lukáš, Kadlec Jiří, Pohl Zdeněk:
Support for TE0802-02-1BEV2-A board with Vitis AI 3.0 DPU and VGA display,
( 2024)
[9] Kohout Lukáš, Pohl Zdeněk, Kadlec Jiří:
Xilinx Vitis AI facedetect and resnet50 Demo on Trenz Electronic TE0802 02 with ZU2CG and 1 GB LPDD4,
( 2023)
[10] Kohout Lukáš, Pohl Zdeněk, Kadlec Jiří:
Xilinx Vitis AI facedetect Demo on Trenz Electronic TE0820 4EV SoM with TE0701 06 Carrier Board and Avnet HDMI In/Out FMC Card,
( 2023)
[11] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
Xilinx Vitis AI 'facedetect' Demo on Trenz Electronic board TE0808 SoM + TEBF0808 Carrier,
( 2022)
[12] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
All VART Examples from Xilinx Vitis AI 2.0 for Trenz Electronic board TE0808 SoM + TEBF0808 Carrier,
( 2022)
[13] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
Testing all Samples from Xilinx Vitis AI Library 2.0 on Trenz Electronic board TE0808 SoM + TEBF0808 Carrier,
( 2022)
[14] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
Xilinx Vitis AI ‘facedetect’ and ‘resnet50’ Demo on Trenz Electronic TE0821-01-2cg-4GB SoM + TE0706-3 Carrier,
( 2022)
[15] Kohout Lukáš:
Smart Oscilloscope Based on TEBF0808 and TE0808-04-6EB21A SoM with Analog Devices AD-FMCDAQ2-EBZ FMC Card.,
( 2022)
[16] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš, Likhonina Raissa:
STM32H753 Terminal with Zynq Ultrascale+ Accelerator,
( 2021)
[17] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš, Likhonina Raissa:
STM32H753 Terminal with TE0723 03 07S 1C Accelerator HW Data Movers,
( 2021)
[18] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš, Likhonina Raissa:
Data Movers in DTRiMC tool for TE0726 03M 07S board,
( 2021)
[19] Kadlec Jiří:
Eight FP03x8 accelerators for TE0808-09-EG-ES1 module on TEBF0808 carrier board,
( 2021)
[20] Kohout Lukáš:
Arrowhead 4.1.3 Client on Trenz TEBF0808 + TE0808 04 6EB21A SoM Running Petalinux 2018.2 Kernel with Debian Buster File System,
( 2021)
[21] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
DTRiMC tool for TE0820-03-4EV-1E module on TE0701-06 carrier board,
( 2021)
[22] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
DTRiMC tool for TE0820-02-3CG-1E module on TE0701-06 carrier board,
( 2021)
[23] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
DTRiMC tool for TE0808-15-EG-1EE module on TEBF0808 carrier board,
( 2021)
[24] Kadlec Jiří, Likhonina Raissa:
DTRiMC tool for TE0726-03M board,
( 2021)
[25] Kadlec Jiří, Likhonina Raissa:
DTRiMC tool for TE0808-09-EG-ES1 module on TEBF0808 carrier board,
( 2021)
[26] Kohout Lukáš:
Trenz TEBF0808 + TE0808-04-6EB21A SoM Running Petalinux 2018.2 Kernel with Debian Buster File System,
( 2021)
[27] Kohout Lukáš:
Trenz TEBF0808 + TE0808-04-6EB21A SoMI2C Communication with NUCLEOSTM32H753,
( 2021)
[28] Kohout Lukáš:
Arrowhead Core System on Ubuntu 18.04,
( 2020)
[29] Kohout Lukáš, Kadlec Jiří:
Trenz TEBF0808 + TE0808 04 6EB21A SoM with Analog Devices AD FMCDAQ2 EBZ Evaluation Board,
( 2019)
[30] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Evaluation version of 8xSIMD FP01x8 accelerator for ArduZynq shield,
( 2019)
[31] Kadlec Jiří, Kohout Lukáš:
Industrial 40 nm Demonstrator NUCLEO STM32H755ZI-Q,
( 2019)
[32] Kadlec Jiří, Kohout Lukáš:
Benchmarks for STM32H7 MCUs,
( 2019)
[33] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
FP01x8 Accelerator on TE0726-03M,
( 2019)
[34] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Two serial connected evaluation versions of FP03x8 accelerators for TE0820-03-4EV-1E module on TE0701-06 carrier board.,
( 2019)
[35] Pohl Zdeněk, Kohout Lukáš:
UTIA Evaluation Board v1.7 v1.8 Beamforming Demo,
( 2019)
[36] Pohl Zdeněk, Kohout Lukáš:
UTIA evBoard v1.0 Beamforming Demo,
( 2019)
[37] Kohout Lukáš:
STM32 Nucleo-H743ZI with Adafruit 1.8” TFT Shield V2,
( 2019)
[38] Kohout Lukáš, Kadlec Jiří, Pohl Zdeněk:
Video Input/Output IP Cores for Xilinx ZCU102 with Avnet HDMI Input/Output FMC Module,
( 2019)
[39] Kohout Lukáš, Kadlec Jiří, Pohl Zdeněk:
Video Input/Output IP Cores for TE0820 SoM with TE0701 Carrier and and Avnet HDMI Input/Output FMC Module,
( 2019)
[40] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Design Time and Run Time Resources for Zynq Ultrascale+ TE0820-03-4EV-1E with SDSoC 2018.2 Support,
( 2019)
[41] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Design Time and Run Time Resources for Zynq Ultrascale+ TE0808-04-15EG-1EE with SDSoC 2018.2 Support,
( 2019)
[42] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Design Time and Run Time Resources for the ZynqBerry Board TE0726-03M with SDSoC 2018.2 Support,
( 2019)
[43] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Arrowhead Compatible Zynq Ultrascale+ Systems with Xilinx SDSoC 2018.2 Support,
( 2019)
[44] Kadlec Jiří, Kohout Lukáš:
Arrowhead client on Zynq 7000 device with support for the Xilinx SDSoC 2018.2 HW accelerators,
( 2019)
[45] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Arrowhead Compatible Zynq with SDSoC 2017.4 and Floating-Point 8xSIMD EdkDSP Accelerators,
( 2019)
[46] Pohl Zdeněk:
SILENSE TE0706+TE0720 Ultrasound Capture Platform with Example Application,
( 2019)
[47] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
Live Canny Edge Detection,
( 2018)
[48] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
Stereo Demo,
( 2018)
[49] Likhonina Raissa, Kadlec Jiří:
Noise Cancellation Using QRD RLS Algorithms,
( 2018)
[50] Kohout Lukáš:
Simple Gesture Detector Based on TE0706 withTE0720-2IFand Ultrasonic Range FinderPmodMAXSONAR,
( 2018)
[51] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Compact Zynq System 2017.4 with SW-defined Floating-Point 8xSIMD EdkDSP Accelerator,
( 2018)
[52] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Compact Zynq System with SW-defined Floating-Point 8xSIMD EdkDSP Accelerator,
( 2018)
[53] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
SW Defined Floating Point 8xSIMD EdkDSP IP Serving for Adaptive Noise Cancellation,
( 2018)
[54] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Video Processing Demonstrator with Full HD Sensor and 8xSIMD EdkDSP Accelerator IP Core,
( 2018)
[55] Kohout Lukáš:
Remote Terminal for Dense Optical Flow Demonstrator Using Python 1300 Camera Module,
( 2017)
[56] Kohout Lukáš:
Remote Terminal for Python 1300 Camera Module,
( 2017)
[57] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Full HD Video Processing in HW with three EdkDSP 8xSIMD Accelerators for TE0715-30-1 SoM on TE0701-06 Carrier,
( 2017)
[58] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Full HD Video Processing in HW with three EdkDSP 8xSIMD Accelerators for TE0715-04-30-3E SoM on TE0701-06 Carrier,
( 2017)
[59] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Full HD Video Processing in HW with three EdkDSP 8xSIMD Accelerators for TE0715-30-1 SoM on EMC2-DP-V2 Carrier,
( 2017)
[60] Plíhal Jiří, Machan J., Nedoma P., Kudrna J.:
Funkční vzorek jednotky pro analýzu protismykových charakteristik pozemní komunikace včetně návrhu rozhraní HMI,
( 2016)
[61] Pohl Zdeněk:
APCP Image Processing Demos,
( 2016)
[62] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Asymmetric Multiprocessing with MicroBlaze, EdkDSP Accelerator and Toshiba Sensor Video for Automotive grade Zynq on TE0720-03-1QF SoM on TE0701-05 Carrier,
( 2016)
[63] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Asymmetric Multiprocessing with MicroBlaze, EdkDSP Accelerator and Toshiba Sensor Video Processing for low cost Zynq on TE0720-03-1CF SoM on TE0701-05 Carrier,
( 2016)
[64] Kohout Lukáš, Pohl Zdeněk, Kadlec Jiří:
EMC2-DP HDMI in HDMI out Platform,
( 2016)
[65] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Full HD HDMI In-Out HW-Accelerated Demos for Zynq System-on-Module TE0715-03-30-1I and Sundance EMC2-DP-V2 Platform,
( 2016)
[66] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
SDSoC 2015.4 Standalone BSP with Full HD HDMI In-Out SW and HW Demos for Automotive Zynq TE0720-03-1QF Module or Commercial Zynq TE0720-03-1CF Module on TE0701-05 Carrier Board,
( 2016)
[67] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
SDSoC 2015.4 Standalone BSP with Full HD HDMI In-Out SW and HW Demos for Zynq System-on-Module TE0720-03-2IF and TE0701-05 Carrier Board,
( 2016)
[68] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
SDSoC 2015.4 Standalone BSP with Full HD HDMI In-Out with SW and HW Demos for Zynq System-on-Module TE0715-03-30 and Sundance EMC2-DP-V2 Platform,
( 2016)
[69] Pohl Zdeněk, Kohout Lukáš, Kadlec Jiří:
ALMARVI Python Camera Platform,
( 2016)
[70] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Python 1300 Sensor Video Processing in HW with EdkDSP 8xSIMD Accelerator for TE0720-03-2IF SoM on TE0701-05 Carrier,
( 2016)
[71] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Full HD HDMI In-Out HW-Accelerated Demos for Zynq System-on-Module TE0720-03-2IF and TE0701-05 Carrier Board,
( 2016)
[72] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Zynq Platform with UTIA EdkDSP Accelerator and Toshiba Sensor Video Processing in HW for TE0720-03-2IF SoM on TE0701-05 Carrier,
( 2016)
[73] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Full HD Toshiba Video Sensor Platform with Automotive Grade Arm Zynq on TE0720-03-1QF SoM on TE0701-05 Carrier,
( 2016)
[74] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Toshiba Video Sensor Evaluation Platform for TE0720-03-2IF SoM on TE0701-05 Carrier,
( 2016)
[75] Kadlec Jiří, Pohl Zdeněk, Kohout Lukáš:
Python 1300 Video Sensor Evaluation Platform for TE0720-03-2IF SoM on TE0701-05 Carrier,
( 2016)
[76] Likhonina Raissa, Kohout Lukáš, Kadlec Jiří:
Camera to Touchscreen Demonstration for MicroZed 7020 carrier board, Avnet 7-inch Zed Touch Display and Avnet Toshiba Industrial 1080P60 Camera Module,
( 2016)
[77] Kohout Lukáš:
eMMC AXIS Controller Interfacing MTFC32GJWDQ-4M 32 GB Memory on Xilinx KC705 Board,
( 2015)
[78] Kohout Lukáš:
eMMC AXIS Controller Interfacing MTFC32GJWDQ-4M 32 GB Memory on Xilinx ZC702 Board,
( 2015)
[79] Kadlec Jiří:
EdkDSP Accelerator IP Evaluation in Vivado 2014.4 Artix7 AC701 board,
( 2015)
[80] Kadlec Jiří, Pohl Zdeněk:
Evaluation of Asymmetric Multiprocessing for Zynq System-on-Modules TE0720-02-2IF, TE0720-02-1CF, TE0720-02-1QF with Carrier Board TE0701-05,
( 2015)
[81] Kohout Lukáš, Kadlec Jiří, Pohl Zdeněk:
Video Input/Output Demonstration for Trenz TE0701-05, TE0720-02-1CF, TE0720-02-1QF, TE0720-02-2IF and Avnet HDMI Input/Output FMC Module,
( 2015)
[82] Pohl Zdeněk:
3D Anaglyph Demo,
( 2015)
[83] Pohl Zdeněk:
Dynamic Programmable Logic Reconfiguration for Zynq,
( 2015)
[84] Kadlec Jiří:
Computation and Communication Blocks for Xilinx Kintex7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos,
( 2014)
[85] Kadlec Jiří:
UTIA EdkDSP Demonstrator in Xilinx 3S700AN FPGA with Embedded FLASH and NV RAM,
( 2014)
[86] Kohout Lukáš, Matulík Radim:
Interfacing e.MMC 32 GB Memory MTFC32GJWDQ-4M with Xilinx ZC702 FPGA Board,
( 2014)
[87] Kadlec Jiří, Pohl Zdeněk:
Asymmetric Multiprocessing on ZYNQ ZC702 board with EdkDSP Accelerators for Xilinx Vivado 2013.4 Design Flow,
( 2014)
[88] Kadlec Jiří:
Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos,
( 2014)
[89] Kadlec Jiří:
Asymmetric Multiprocessing (AMP) on ZYNQ with EdkDSP Accelerators on Xilinx ZC702 Board - ISE 14.5,
( 2014)
[90] Kadlec Jiří:
UTIA EdkDSP Platform Demonstrator on Xilinx SP605 Board – PLB Bus,
( 2014)
[91] Pohl Zdeněk:
Simulátor rozpoznávání pohybu v obrazech s nízkým rozlišením,
( 2014)
[92] Machan J., Nedoma P., Plíhal Jiří:
Palubní testovací asistenční jednotka,
( 2013)
[93] Pohl Zdeněk:
DMA jednotka pro BCE v systémech s AXI sběrnicí,
( 2012)
[94] Bartosinski Roman, Daněk Martin, Sýkora Jaroslav, Kohout Lukáš:
Foreground Detection and Image Segmentation in a Flexible ASVP Platform for FPGAs,
( 2012)
[95] Kadlec Jiří:
Funkční vzorek systému pro vizualizaci funkce a ovládání vzdáleného HW s VLAM periferními moduly,
( 2011)
[96] Kadlec Jiří, Kafka Leoš, Svozil J.:
NOR FLASH Core – Funkční vzorek řadiče paměti Intel StrataFlash,
( 2011)
[97] Kadlec Jiří, Kafka Leoš, Svozil J.:
SPI FLASH Core – Funkční vzorek řadiče paměti SPI Serial Flash,
( 2011)
[98] Kadlec Jiří, Kafka Leoš, Svozil J.:
AD Core – Funkční vzorek řadiče A/D převodníku se sběrnicí SPI,
( 2011)
[99] Kadlec Jiří, Kafka Leoš, Stejskal J.:
BASIC IO CORE – Funkční vzorek řadiče elektronického potenciometru,
( 2011)
[100] Kadlec Jiří, Kafka Leoš, Svozil J.:
DA Core - Funkční vzorek řadiče D/A převodníku se sběrnicí SPI,
( 2011)
[101] Kadlec Jiří, Kafka Leoš, Stejskal J.:
PWM Core - funkční vzorek generátoru pulzně šířkové modulace,
( 2011)
[102] Kadlec Jiří, Kafka Leoš, Svozil J.:
FG Core - funkční vzorek generátoru kmitočtu,
( 2011)
[103] Kadlec Jiří, Kafka Leoš, Svozil J.:
FC Core - funkční vzorek čítače frekvence,
( 2011)
[104] Kadlec Jiří, Kafka Leoš, Svozil J.:
LCD Core - Funkční vzorek řadiče LCD displeje,
( 2011)
[105] Kloub Jan:
Graphic Computing Element Description,
( 2010)
[106] Kuneš Michal, Heřmánek Antonín, Tichý Milan:
Reducing Power Measurements of UTIA DSP platform by Cloack-Gating Technique, Report on Experimental Results,
( 2009)
Newspaper Article
[1] Tichý Milan:
ÚTIA spoluvyvíjí přijímač pro DVB-T2
,
Akademický bulletin AV ČR, 10 (2009), p. 15-15
[2] Matulík Radim:
GIN z kouzelné lampy míří do kapes
,
Lidové noviny vol.17, 288 (2004), p. 22
Other
[1] Uglickich Evženie, Nagy Ivan:
Count Data Prediction with Poisson Regressions on Poisson-Mixture Locations: Application to Traffic Counts in Prague Areas,
( 2024)
[2] Uglickich Evženie, Nagy Ivan, Kumpošt P., Richter P.:
Datasets: Traffic Counts in Prague,
( 2024)
Book Review
[1] Kadlec Jiří:
[Recenze]
,
Automatica vol.31, 10 (1995), p. 1519-1521
Conference, Workshop Arrangement
[1] Zsapková Haringová D., Kadlec Jiří:
Informační den: Informační a komunikační technologie v programu Horizont 2020,
(Praha, CZ, 20160922)
[2] Kadlec Jiří, Zsapková Haringová D.:
Information and communication technologies in Horizon 2020,
(Praha, CZ, 02.10.2015)
[3] Kadlec Jiří, Zsapková Haringová D., Sebroňová E.:
Informační a komunikační technologie v programu Horizont 2020,
(Praha, CZ, 06.02.2015-06.02.2015)
[4] Kadlec Jiří, Sebroňová E.:
Setkání zástupců v oblasti ICT v ČR a seznámení s draftem pracovního programu pro oblast ICT v H2020,
(Praha, CZ, 13.09.2013-13.09.2013)
[5] Lohstroh J., Schutz E., Kadlec Jiří:
ARTEMIS Brokerage Event Call 2012,
(Praha, CZ, 17.01.2012-18.01.2012)
[6] Kadlec Jiří, Bystřická J., Rakušanová K.:
Český národní informační den společných technologických iniciativ ARTEMIS a ENIAC,
(Praha, CZ, 21.03.2011)
[7] Heřmánková Dana, Kadlecová Milada, Drath P., Hanahoe H.:
Introduction to the 6th Framework Programme Coordinating EC research projects,
( 2003)
,
(Praha, CZ, 07.04.2003-08.04.2003)
[8] Heřmánková Dana, Rektorová Alice, Trojanowski K., Drath P., Schoefield M., Siemaszko A.:
Opportunities in the European Union's IST Programme,
( 2003)
,
(Mragowo, PL, 23.11.2001-24.11.2001)
[9] Grabowiecki T., Kadlec Jiří, Čerans K., Pihl T., Weber B., Zergoi T.:
Ideal-ist Conference Information Society Technology in the 6th Framework Programme,
( 2002)
,
(Varšava, PL, 25.11.2002-26.11.2002)
[10] Smith B., Edin M., Hillerová E., Kadlecová Milada, Heřmánková Dana, Kadlec Jiří:
e-2002 e-Work & e-Business Conference,
( 2002)
,
(Praha, CZ, 16.10.2002-18.10.2002)
[11] Pleger R., Kadlec Jiří, Grabowiecki T., Kadlecová Milada, Krekels D., Heřmánek Antonín:
Ideal-ist Workshop European IT Research Programme (IST) Successful Proposal Writing,
( 2001)
,
(Dresden, DE, 17.09.2001)
[12] Kadlec Jiří, Heřmánková Dana, Rektorová Alice, Drath P., Schoefield M., Martynovicz P.:
Opportunities in the European Union's IST Programme,
( 2001)
,
(Praha, CZ, 13.11.2001-14.11.2001)
[13] Kadlec Jiří, Kadlecová Milada, Pleger R., Grabowiecki T., Zergoi T., Krekels D.:
Ideal-ist Workshop European IT Research Programme (IST) Successful Proposal Writing,
( 2001)
,
(Praha, CZ, 26.09.2001)
[14] Kadlec Jiří, Heřmánková Dana, Trojanowski K., Drath P., Schoefield M., Burak R.:
Managing EC Research Project - Workshop and Brokerage,
( 2001)
,
(Praha, CZ, 11.12.2001)